AMBA AXI Stream to Memory-Mapped with Direct Memory Access

Version 0 Revision 0

April 4, 2019 (April 4, 2019)

Future Design Systems, Inc. www.future-ds.com/contact@future-ds.com/

Copyright © 2019 Future Design Systems, Inc.

Abstract

This document describes specifications AMBA AXI Stream to Memory-Mapped Controller, which utilizes Direct Memory Access.

Table of Contents

| Copyright © 2019 Future Design Systems, Inc | 1 |
|---|---|
| Abstract | 1 |
| Table of Contents | 1 |
| 1 Overview | 2 |
| 2 Macros, Parameters and Control-Status Registers | 2 |
| 2.1 Parameters | 2 |
| 2.2 CSR | |
| 3 Operation | 4 |
| 4 API | 5 |
| 4.1 Typical usage | 6 |
| References | |
| Revision history | 7 |

| Future Design Systems | FDS-TD-2019-04-003 |
|-----------------------|--------------------|
| | |

1 Overview

'axi_stream2mem' block receives data through AMBA AXI stream protocol and then writes the data through AMBA AXI protocol.




Figure 1: Overview

This controller (axi_stream2mem) provides a means of data movement from stream to memory-mapped memory without intervention of processing core. This controller has following ports as shown in Figure 1.

- AXI master port write data,
- APB slave port refers to internal registers, and
- AXI stream port receive data.

There are some highlights as follows.

- AMBA AXI 3 and AXI 4 are supported
- Interrupt signal when data movement completes
- Up to 2¹⁶-1 bytes can be moved
- Single and continuous modes of movement

There are some limitations as follows.

• Starting addresses of source should be a multiple of stream data width

2 Macros, Parameters and Control-Status Registers

2.1 Parameters

| Parameter | Meaning | Default |
|---------------|-----------------------------------|---------|
| AXI_MST_ID | Master ID | 1 |
| AXI_WIDTH_CID | Bit-width of AXI channel ID | 4 |
| | It carries AXI_MST_ID | |
| AXI_WIDTH_ID | Bit-width of AXI transaction ID | 4 |
| AIX_WIDTH_AD | Bit-width of AXI address (AxADDR) | 32 |
| AXI_WIDTH_DA | Bit-width of AXI data (xDATA) | 32 |

| Future Design Systems | FDS-TD-2019-04-003 |
|-----------------------|--------------------|
| | |

| AXI_WIDTH_DS | Bit-width of AXI data strobe | 4 |
|-----------------|--|----|
| AXI_WIDTH_SID | Bit-width of AXI ID for slave | 8 |
| | It carries channel ID and transaction ID | |
| AXIS_WIDTH_DATA | Bit-width of stream data (AXIS_TDATA) | 32 |
| AXIS_WIDTH_DS | Bit-width of stream data strobe (AXIS_TSTRB) | 4 |
| APB_AW | Bit-width of APB address (PADDR) | 32 |
| APB_DW | Bit-width of APB data (PxDATA) | 32 |
| APB_DS | Bit-width of APB data strobe (PSTRB) | 4 |

2.2 CSR

| Name | Address | | | description |
|----------|---------|---|------|--|
| | offset | | Bit# | |
| VERSION | +00h | | RO | Version (0x2019_0405) |
| RESERVED | +04h | | | Reserved |
| | +08h | | | Reserved |
| | +0Ch | | | Reserved |
| CONTROL | +10h | | RW | CONTROL register (default: 0x0000_0000) |
| | | | 31 | EN: enable |
| | | | 30:2 | Reserved |
| | | | 1 | IP: 1 when interrupt is pending |
| | | | 0 | IE: interrupt is enabled when 1 |
| | +14h | | | Reserved |
| | +18h | | | Reserved |
| | +1Ch | 1 | | Reserved |
| START0 | +20h | | RW | |
| | | R | 31:0 | Staring address [31:0] inclusive |
| START1 | +24h | | RW | |
| | | | 31:0 | Starting address [63:32] inclusive |
| END0 | +28h | | RW | |
| | | | 31:0 | Ending address [31:0] exclusive |
| END1 | +2Ch | | RW | |
| | | | 31:0 | Ending address [63:32] exclusive |
| NUM | +30h | | | NUM register (default: 0x0001_0000) |
| | | | 31 | GO: start DMA when 1 and return 0 when completed |
| | | | 30 | BUSY (read-only) |
| | | | 29 | DONE (read-only) |
| | | | 28 | CONT |
| | | | | - continuous mode when 1 |
| | | | | * move data from STAT to END |
| | | | | repeatedly. * It can be stop by setting 'GO' 0 and it |
| | | | | stops at the boundary of packet. |
| | | | | - single mode when 0 |
| | | | | * only move data from START to END |

| Future Design Systems | FDS-TD-2019-04-003 |
|-----------------------|--------------------|
| | |

| | | | once |
|-------|----------|-------|--|
| | | 27:24 | Reserved |
| | | 23:16 | CHUNK: num of bytes for a chunk - It should be a multiple of data-bus width Data-bus width is used when it is 0 It should be a multiple of bit-width of stream data bus. |
| | | 15:0 | BYTES: num of bytes to move -The number of bytes of a packetIt should be a multiple of bit-width of stream data busIt should be a multiple of chunk size. |
| | +34h | | A.C. |
| | +38h | | |
| | +3Ch | | |
| COUNT | +40h | RW | |
| | | 31:0 | COUNT: the number of movements for continuous mode. • 0 means infinite |
| | | | |
| | <u>.</u> | | |

3 Operation

When 'EN' bit of 'Control' register and 'GO' bit of the 'Num' register are set to '1', the DMA starts data movement according to other register values. On completion of data movement, 'IP' bit of 'Control' register is set to '1' if 'IE' bit of 'Control' register is '1'.

As shown in Figure 2, each packet of stream is written to the memory, in which a region of memory is divided in to packets and each packet is further divided in to chunks, where a chunk corresponds to an AXI burst. Each packet is transferred over AXI stream consisting of series of transfers shares the same TID and TDEST and ends with TLAST.

| Future Design Systems | FDS-TD-2019-04-003 |
|-----------------------|--------------------|
| | |




Figure 2: Data movement concept

AXI stream signals:

- AXIS_TREADY & AXIS_TVALID: dual-ready handshake signals
- AXIS TDATA[...]: byte-wise data
- AXIS TSTRB[...]: optional byte-wise strobe
- AXIS_TLAST: driven at the last cycle of packet
- AXIS_TSTART: Optionally driven at the first cycle of packet.

4 API

All API returns '0' when completes successfully. Otherwise, it returns non-zero value.

```
int axi_stream2mem_set( uint32_t start
            , uint32_t frame
            , uint16_t packet
            , uint8_t chunk
            , uint32 t cnum
            , int cont
            , int go
            , int time_out)
  volatile uint32_t end, value;
  end = start + frame;
  REGWR(CSRA S2M START0, start);
  REGWR(CSRA_S2M_END0 , end );
  REGWR(CSRA_S2M_CNT , cnum );
  value = 0;
  if (go ) value |= S2M_num_go_MSK;
  if (cont) value |= S2M_num_cont_MSK;
  value |= (chunk<<S2M num chunk)&S2M num chunk MSK;
  value |= (packet<<S2M_num_bnum)&S2M_num_bnum_MSK;</pre>
  REGWR(CSRA S2M NUM, value);
```

| Future Design Systems | FDS-TD-2019-04-003 |
|-----------------------|--------------------|
| | |

```
if (cnum==0) return 0;
int num = 0;
do { REGRD(CSRA_S2M_NUM, value);
   if (!(value&S2M_num_go_MSK)) break;
   num++;
} while ((time_out==0)||(num<time_out));
if ((time_out!=0)&&(num>=time_out)) return -1;
return 0;
}
```

- start: starting address of frame
- frame: number of bytes of frame
- packet: number of bytes of packet (each packet starts with AXIS_TSTART and ends with AXIS_TLAST)
- chunk: number of bytes as a burst length (note that burst length is not byte number)
- cnum: number of movement for continuous mode
 - ♦ 0 mean infinite (continuously move all data of frame repeatedly)
 - ♦ 1 means a single transfer (i.e., move all data of frame once)
 - ⇒ >1 means the number of movement
- cont: mode of transfer
 - ♦ 0: single
 - ♦ 1: continuous (related to 'cnum')
- go: 1 for start and 0 for nothing
- time out: 0 for blocking to complete all transfers

4.1 Typical usage

Following code shows a typical usage of API to receive 'frame' bytes once.

```
Following code shows a typical usage of API to move 'frame' bytes continuously.

#include "axi_stream2mem_api.h"

int main() {
```

| Future Design Systems | FDS-TD-2019-04-003 |
|-----------------------|--------------------|
| | |

```
......

axi_stream2mem_set(start,
frame, // frame
frame/2, // packet

4*16, // chunk
0, // cnum
1, // cont
1, // go
1); // time out
// read 'frame' bytes from the memory starting 'start'.
......
```

References

- [1] AMBA Specification, Rev. 3.0, ARM.
- [2] AMBA 4 AXI4-Stream Protocol Version: 1.0 Specification, IHI 0051A (ID030510), ARM Limited, 2010.
- [3] Future Design Systems, AMBA AXI Memory-Mapped to Stream with Direct Memory Access, FDS-TD-2019-04-002, 2019.

Revision history

- ☐ 2019.04.04: Prepared by Ando Ki.
- End of document -