Constructive Computer Architecture

Tutorial 3

Debugging BSV

Andy Wright 6.175 TA

September12, 2014

Review

- Last Tutorial:
 - Scheduling
 - Typeclasses
- Recent Lectures:
 - SMIPS ISA

Software Debugging Print Statements

- See a bug, not sure what causes it
- Add print statements
- Recompile
- Run
- Still see bug, but you have narrowed it down to a smaller portion of code
- Repeat with more print statements...
- Find bug, fix bug, and remove print statements

BSV Debugging Display Statements

- See a bug, not sure what causes it
- Add display statements
- Recompile
- Run
- Still see bug, but you have narrowed it down to a smaller portion of code
- Repeat with more display statements...
- Find bug, fix bug, and remove display statements

BSV Display Statements

- The \$display() command is an action that prints statements to the simulation console
- Examples:
 - \$display("Hello World!");
 - \$display("The value of x is %d", x);
 - \$\display("The value of y is ",
 fshow(y));

Ways to Display Values Format Specifiers

- ♦ %d decimal
- ♦%b binary
- ♦ % o octal
- %h hexadecimal
- ♦ %0d, %0b, %0o, %0h
 - Show value without extra whitespace padding

Ways to Display Values fshow

- fshow is a function in the FShow typeclass
- It can be derived for enumerations and structures
- Example:

Prints "c is Red"

```
typedef emun {Red, Blue} Colors deriving(FShow);
Color c = Red;
$display("c is ", fshow(c));
```

BSV Debugging Waveform Viewer

- Simulation executables can dump VCD waveforms
 - ./simMyTest -V test.vcd
- Produces test.vcd containing the values of all the signals used in the simulator
 - Not the same as normal BSV signals
- VCD files can be viewed by a waveform viewer
 - Such as gtkwave
- The signal names and values in test.vcd can be hard to understand
 - Especially for structures and enumerations

BSV Debugging Example

Using the Bluespec GUI and the GTKWave waveform viewer

Step 1 Generate VCD File


Run ./sim*TestName* -V test.vcd

September12, 2014

http://csg.csail.mit.edu/6.175

Step 2 Open Bluespec GUI

Run "bluespec fifo.bspec"




Note, to run the GUI remotely, you need to SSH into the servers with the "ssh -X" command

For the fifo lab, fifo.bspec can be found in

Step 3 Set top module name


Open project options




September12, 2014

Step 3 Set top module name

Set the top
 module name to
 match the
 compiled module
 in TestBench.bsv




Step 4 Open Module Viewer



September12, 2014

http://csg.csail.mit.edu/6.175


Step 4 Open Module Viewer




September12, 2014

http://csg.csail.mit.edu/6.175


Step 5 Open Wave Viewer



Step 5 Open Wave Viewer




Step 6 Open Wave Viewer



September12, 2014


http://csg.csail.mit.edu/6.175

Step 6 Add Some Signals




September12, 2014 http://csg.csail.mit.edu/6.175 L03-19

Step 6 Add Some Signals




September12, 2014 http://csg.csail.mit.edu/6.175 L03-20

Step 7 Look at the Waveforms



Step 7 Look at the Waveforms




September12, 2014


http://csg.csail.mit.edu/6.175

Step 7 Look at the Waveforms

```
Time
fifo_enqP [Bit#(2)]
fifo_deqP [Bit#(2)]
fifo_empty [Bool]
fifo_full [Bool]
```




Step 8 Add Some More Signals




September12, 2014 http://csg.csail.mit.edu/6.175 L03-24

Step 8 Add Some More Signals



Step 9 Add Rules Too



September12, 2014 http://csg.csail.mit.edu/6.175 L03-26

Step 9 Add Rules Too

```
Time

CLK [Clock] =

fifo_enqP [Bit#(2)] =

fifo_deqP [Bit#(2)] =

fifo_empty [Bool] =

fifo_full [Bool] =

WILL_FIRE_RL_fifo_canonicalize [Bool] =

CAN_FIRE_RL_fifo_canonicalize [Bool] =

True
```