**SDLS136** 

DECEMBER 1972—REVISED MARCH 1988


- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes:

Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations


Logic Function Modes:

Exclusive-OR
Comparator
AND, NAND, OR, NOR
Plus Ten Other Logic Operations

SN54LS181, SN54S181 . . . J OR W PACKAGE SN74LS181, SN74S181 . . . DW OR N PACKAGE



SN54LS181, SN54S181...FK PACKAGE (TOP VIEW)



NC - No internal connection

#### TYPICAL ADDITION TIMES

NUMBER	ADDITI	ON TIMES	PA	CKAGE COUNT	CARRY METHOD
OF BITS	USING 'LS181 AND 'S182	USING 'S181 AND 'S182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	BETWEEN ALUs
1 to 4	24 ns	11 ns	1		NONE
5 to 8	40 ns	18 ns	2		RIPPLE
9 to 16	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

#### description

The 'LS181 and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54S182 or SN74S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'S182 circuits with these ALUs to provide multi-level full carry look-ahead is illustrated under typical applications data for the 'S182.

If high speed is not of importance, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_{n+4})$  are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.



#### description (continued)

The 'LS181 and 'S181 will accommodate active-high data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	$\widetilde{A}_0$	Bo	Ā1	B <sub>1</sub>	$\overline{A}_2$	B <sub>2</sub>	Ā <sub>3</sub>	B̄3	F <sub>0</sub>	F₁	F <sub>2</sub>	F <sub>3</sub>	Cn	Cn+4	P	G
Active-high data (Table 2)	A <sub>0</sub>	B <sub>0</sub>	Α1	B <sub>1</sub>	A <sub>2</sub>	B <sub>2</sub>	А3	Вз	Fo	F <sub>1</sub>	F <sub>2</sub>	F3	<u></u>	C̄ <sub>n+4</sub>	Х	Υ

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'LS181 or 'S181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with  $C_n=H$  when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT Cn	OUTPUT Cn+4	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	н	A≥B	A ≤ B
н	L	A < B	A > B
L	н	A > B	A < B
L	Ļ	A ≤ 8	A ≥ B


These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74LS and 74S devices are characterized for operation from 0°C to 70°C.

#### signal designations

In both Figures 1 and 2, the polarity indicators () indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 and 'S181, together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.

# logic symbols<sup>†</sup> and signal designations (active-low data)



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.


#### FIGURE 1 (USE WITH TABLE 1)

TABLE 1

	SEL E	CTION			ACTIVE-LOW DA	TA
	SELE	SHOW		M = H	M = L; ARITHM	ETIC OPERATIONS
S3	S2	S1	SO	LOGIC	Cn = L	Cn = H
- 33	32	31		FUNCTIONS	(no carry)	(with carry)
L	L	L	L	F=A	F = A MINUS 1	F = A
L	L	L	Н	F = AB	F = AB MINUS 1	F = AB
L	L	н	L	F = A + B	F = AB MINUS 1	F = AB
L	L	Н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	Н	L	L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	Н	Ł	Н	F=B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	Н	н	L	F = A + B	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	н	F = A + 8	F = A + B	F = (A + B) PLUS 1
н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
Н	Ł	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
Н	L	Н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
Н	Н	L	L	F = 0	F = A PLUS A‡	F = A PLUS A PLUS 1
Н.	Н	L	н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
Н	H	Н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	H	Н	F=A	F = A	F = A PLUS 1

<sup>‡</sup>Each bit is shifted to the next more significant position.

logic symbols<sup>†</sup> and signal designations (active-high data)



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for dual-in-line and "small outline" packages.

# FIGURE 2 (USE WITH TABLE 2)

TABLE 2

-	251.5	271041			ACTIVE-HIGH DA	TA
	2FLE	CTION		M = H	M = L; ARITHM	ETIC OPERATIONS
S3	\$2	S1	SO	LOGIC FUNCTIONS	C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L	L	L	L	F = A	F=A	F = A PLUS 1
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	F ≈ ĀB	F = A + B	F = (A + B) PLUS 1
L	L	Н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
_	Н	L	н	F≠B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
<u> </u>	Н	Н	L	F=A⊕B	F = A MINUS B MINUS 1	F = A MINUS B
_	Н	Н	Н	F = AB	F = AB MINUS 1	F = AB
н	L	L	L	F = A + B	F ≈ A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	F = (A + B) PLUS AB	F = {A + B) PLUS AB PLUS 1
] н	L	Н	Н	F = AB	F = AB MINUS 1	F = AB
] н	н	L	L	F = 1	F = A PLUS A†	F = A PLUS A PLUS 1
н	Н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
) н	Н	Н	L	F = A + B	F = IA + B) PLUS A	F = (A + B) PLUS A PLUS 1
<u>Н</u>	Н	Н	н	F = A	F = A MINUS 1	F = A

<sup>†</sup> Each bit is shifted to the next more significant position.

# logic diagram (positive logic) S0 S1 S2 S3 (6) (5) (4) (3) B3 or B3 (18) A3 or A3 (19) (13) F3 or F3 B2 or B2 (20) Ā2 or A2 (21) (11) F2 or F2 B1 or B1 (22) Ā1 or A1 (23) B0 or B0 (1) (9) <u>F</u>0 or F0 A0 or A0 (2)

Pin numbers shown are for DW, J, N, and W packages.

# SN54LS181, SN74LS181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

 olute maximum ratings over reco												-					_									
Supply voltage, VCC (see Note 1)	•	٠	•	-	•	٠	-	•	•				•	•	٠	٠	-	•	•	•	•		•			/ \
Input voltage																									5	.5 \
Interemitter voltage (see Note 2)																									. 5	.5 \
Operating free-air temperature range	: :	SN	154	LS	318	1		-														-5	5°(	C to	12	25°(
	:	SN	174	LS	18	1																	0	°C	to 7	70°C
Storage temperature range																						-6	5°(	C to	15	50°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each  $\overline{A}$  input in conjunction with inputs S2 or S3, and to each  $\overline{B}$  input in conjunction with inputs S0 or S3.

#### recommended operating conditions

	SI	N54LS1	81	SI	174LS1	81	
	MIN	NOM	MAX	MIN	NOM	MAX	דומט
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH (All outputs except A = B)			-400			-400	μА
Low-level output current, IOL			4			8	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°c

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARA	METER	TEC	ST CONDITION	e†	SI	N54LS1	B1	SI	N74LS1	81	UNIT
					•	MIN	TYP‡	MAX	MIN.	TYP‡	MAX	UNIT
Уιн	High-level i	nput voltage				2			2		•	٧
VIL	Low-level in	nput voltage						0.7			0.8	٧
$v_{lK}$	Input clam	p voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V
VOH		output voltage, except A = B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,		Α.	2.5	3.4		2.7	3.4		٧
ЮН	High-level of A = B outpo	output current, ut only	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,					100			100	μА
	Low-level	All outputs			IOL = 4 mA		0.25	0.4		0.25	0.4	
Vai	output	All outputs	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	IOL = 8 mA					0.35	0.5	
*OL	voltage	Output G	Vil = Vil max		IOL = 16 mA		0.47	0.7		0.47	0.7	٧
	voitage	Output P			IOL = 8 mA		0.35	0.6		0.35	0.5	
	Input	Mode input						0.1			0.1	
f <sub>1</sub>	current at	Any A or Binput	V <sub>CC</sub> = MAX,	V. = E E V				0.3		·	0.3	
'1	max, input	Any Sinput	ACC - MAY	V   - 5.5 V				0.4	_		0.4	mA
	voltage	Carry input						0.5			0.5	
	High-level	Mode input						20		-	20	
ίн	input	Any A or Binput	V <sub>CC</sub> = MAX,	V 27V				60			60	
' I H	current	Any Sinput	VCC - WAX,	V   - 2.7 V				80			80	μА
	Carrent	Carry input	1					100			100	
	Low-level	Mode input						-0.4			-0.4	
l <sub>IL</sub>	input	Any Ā or B input	V <sub>CC</sub> = MAX,	V. = 0.4 V				-1.2			-1.2	
'IL	current	Any S input	VCC - WAA,	V [ - 0,4 V				-1.6			-1.6	mΑ
	Current	Carry input						-2			-2	
los		coutput current, except A = B §	V <sub>CC</sub> = MAX			-6		<b>-40</b>	-5		-42	mA
	Supply sures		Vcc = MAX.	See Note 3	Condition A		20	32		20	34	
cc	Supply current	:iii.	YCC - MAA,	See Note 3	Condition B		21	35		21	37	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



 $<sup>\</sup>stackrel{\ddagger}{=}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 3: With outputs open, I  $_{CC}$  is measured for the following conditions:

A. S0 through S3, M, and  $\overline{A}$  inputs are at 4.5 V, all other inputs are grounded.

# SN54LS181, SN74LS181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS


switching characteristics, VCC = 5 V, TA = 25°C, (CL = 15 pF, RL = 2 k $\Omega$  , see note 4)


PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
tPLH					18	27	
tPHL_	Cn	C <sub>n+4</sub>			13	20	ns
<sup>t</sup> PLH	Any Ā or B		M = 0  V,  S0 = S3 = 4.5  V,		25	38	
<sup>t</sup> PHL,	Alivadib	Cn+4	S1 = S2 = 0  V (SUM mode)		25	38	กร
<sup>t</sup> PLH	Any Ā or B		M = 0 V, S0 = S3 = 0 V		27	41	
tPHL.	Ally A OI B	C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		27	41	กร
tPLH .	6	Any F	M = 0 V		17	26	
<sup>†</sup> PHL	Cn	Anyr	(SUM or DIFF mode)		13	20	пѕ
<sup>t</sup> PLH	Any Ā or B	Ğ	M = 0 V, S0 = S3 = 4.5 V,		19	29	
tPHL	AnyAorb	ا ت	S1 = S2 = 0 V (SUM mode)		15	23	ns
<sup>t</sup> PLH	A T T	G	M = 0 V, S0 = S3 = 0 V,		21	32	
tPHL	Any Ā or 🖥	G	$S1 = S2 = 4.5 \text{ V } (\overline{\text{DIFF}} \text{ mode})$		21	32	ns
<sup>t</sup> PLH	Anv Ā or B	P	M = 0 V, S0 = S3 = 4.5 V,		20	30	
tPHL	AnyAorb		S1 = S2 = 0 V, (SUM mode)		20	30	ns
tPLH	A 7 7	P	M = 0 V, S0 = S3 = 0 V,		20	30	
tpHL	Any Āor B		S1 = S2 = 4.5 V (DIFF mode)		22	33	ns
tPLH	A <sub>i</sub> or B <sub>i</sub>	_	M = 0 V, SQ = S3 = 4.5 V,		21	32	
<sup>t</sup> PH <b>L</b>	A <sub>i</sub> or B <sub>i</sub>	F;	S1 = S2 = 0 V (SUM mode)		13	20	ns
tPLH	Ā; or B;	F	M = 0 V, S0 = S3 = 0 V,		21	32	
<sup>t</sup> PHL	Aj or bj	F;	S1 = S2 = 4.5 V (DIFF mode)		21	32	กร
tPLH	Ā; or B;	F;	M = A E M (Iso) = seed A	1	22	33	
tPHL	Mi ur Bi	''	M = 4.5 V (logic mode)		26	38	ns
<sup>t</sup> PLH	4 m	A = B	M = 0 V, S0 = S3 = 0 V,		33	50	
tPHL	Any A or B	A = B	S1 = S2 = 4.5 V (DIFF mode)		41	62	ns


<sup>†</sup>tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions,

# schematics of inputs and outputs







# SN54S181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																7 V
Input voltage		 							-			-		-	. !	5.5 V
Interemitter voltage (see Note 2) .															٠, (	5.5 V
Operating free-air temperature: SN549	S181												-55	j°C t	o 1	25°C
SN74	\$181													0°C	to	70°C
Storage temperature range			_	_									-65	°C t	o 1	50°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each  $\vec{A}$  input in conjunction with inputs S2 or S3, and to each  $\vec{B}$  input in conjunction with inputs S0 or S3.

#### recommended operating conditions

	S	N54S18	31	S	N74S18	31	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	ON
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH (All outputs except A = 8)		-	-1			-1	mA
Low-level output current, IOL			20		-	20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADA	METER		ST CONDITION	et	5	N54S18	31	5	N74S18	31	
		WEIER		EST CONDITION		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level i	nput voltage				2			2			V
VIL	Low-level i	nput voltage				1		8.0			0.8	v
VIK	Input clam	p voltage	VCC = MIN,	I <sub>I</sub> = -18 mA				-1.2			-1.2	V
νон	•	output voltage, except A = B	V <sub>CC</sub> = MIN, V <sub>II</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -1 mA		2.5	3.4	•	2.7	3.4		٧
юн	High-level o	output current, ut only	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V				250			250	μΑ
VOL	Low-level o	utput voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA				0.5			0.5	٧
I <sub>f</sub>	Input curre	nt at nput voltage	V <sub>CC</sub> = MAX,					1		•	1	mA
		Mode input						50			50	
	High-level	Any A or B input						150			150	
чн	input	Any S input	V <sub>CC</sub> = MAX,	$V_1 = 2.5 \text{ V}$				200			200	μA
	current	Carry input						250			250	
	Low-level	Made input						-2			-2	
1 .		Any A or B input	W	14 . 051.				-6			-6	
ήL	input	Any S input	V <sub>CC</sub> = MAX,	V j = 0.5 V				-8			-8	mA
	current	Carry input						-10			-10	
los		t output current, except A = B\$	V <sub>CC</sub> = MAX	·		40		-100	<del>-4</del> 0		-100	mA
<sup>I</sup> cc	Supply curr	ent	V <sub>CC</sub> = MAX, See Note 3	Т <sub>А</sub> = 125°С,	W package only			195			1	mA
			VCC = MAX,	See Note 3	All packages		120	220		120	220	

<sup>†</sup>Far conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

Not more than one output should be shorted at a time.

NOTE 3: 1<sub>CC</sub> is measured for the following conditions (the typical and maximum values apply to both):

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. S0 through S3 and M are at 4.5  $\,\mathrm{V}_{\mathrm{s}}$  all other inputs grounded, and all outputs are open.

# SN54S181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS


# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C ( $C_L$ = 15 pF, $R_L$ = 280 $\Omega$ , see note 4)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	C <sub>n</sub>	C <sub>n+4</sub>			7	10.5	ns
tPHL	]	On+4			7	10.5	1115
tPLH	Any Ā or B	C <sub>n+4</sub>	M = 0 V, S0 = S3 = 4.5 V,		12.5	18.5	ns
tPHL .	Any A Or B	On+4	S1 = S2 = 0 V (SUM mode)		12.5	18.5	1 115
<sup>t</sup> PLH	Any Ā or B	Cn+4	M = 0 V, S0 = S3 = 0 V,		15.5	23	ns
<sup>t</sup> PHL		0n+4	S1 = S2 = 4.5 V (DIFF mode)		15.5	23	113
<sup>t</sup> PLH	C <sub>n</sub>	Any F	M = 0 V		7	12	ns
tPHL	on	7114.1	(SUM or DIFF mode)		7	12	''
tPLH	Any Ā or B	G	M = 0 V, S0 = S3 = 4.5 V,		8	12	ns
tPHL	Any 2015		$S1 = S2 = 0 \text{ V } (\overline{\text{SUM}} \text{ mode})$		7.5	12	i ''`
tPLH .	Any Ā or Ē	G	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
tPHL	7111/2012	,	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	_ ''\$
tPLH	Any Ā or ₿	P	M = 0 V, S0 = S3 = 4.5 V,	S2 = 4.5 V (DIFF mode) = 0 V, S0 = S3 = 4.5 V,	7.5	12	ns
tPHL	1 4 7 7 7 7	'	$S1 = S2 = 0 V (\overline{SUM} \text{ mode})$		7.5	12	'''
<sup>t</sup> PLH	Any A or B	P	M = 0 V, S0 = \$3 = 0 V,		10.5	15	ns
tPHL	Ally A Or B	_	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	115
tPLH	$\overline{A}_i$ or $\overline{B}_i$	F <sub>i</sub>	M = 0 V, S0 = S3 = 4.5 V,		11	16.5	ns
tPHL.	7,0,0,	''	$S1 = S2 = 0 \text{ V } (\overline{SUM} \text{ mode})$		11	16.5	""
†PLH		<b>.</b>	M = 0 V, S0 = S3 = 0 V,		14	20	
tPHL	$\overline{A}_i$ or $\overline{B}_i$	F <sub>i</sub>	S1 = S2 = 4.5 V (DIFF mode)		14	22	ns
tPLH	Ā <sub>i</sub> or B <sub>i</sub>	F <sub>i</sub>	M = 4.5 V (logic mode)		14	20	ns
tPHL	A) or B)	Fi	W = 4.5 V (logic mode)		14	22	115
tPLH	Any Ā or B	A = B	M = 0 V, S0 = 53 = 0 V,		15	23	ns
tPH L	Ally A OLD	7-0	S1 = S2 = 4.5 V (DIFF mode)		20	30	113


 $<sup>^{\</sup>dagger}$ tpLH  $\equiv$  propagation delay time, low-to-high-level output

NOTE 4: Load circuits and voltage wveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

### schematics of inputs and outputs







tpHL = propagation delay time, high-to-low-level output

# SN54LS181, SN54S181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

# PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER UNDER TEST		OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT WAVEFORM
	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)	
¹PLH ¹PHL	Ā,	Ē,	None	Remaining A and B	C <sub>n</sub>	Fi	In-Phase
<sup>(PLH</sup>	Βį	Ā,	None	Remaining A and B	Cn	F;	In-Phase
<sup>t</sup> PLH	Āi	ī,	None	None	Remaining Ā and B, C <sub>n</sub>	P	In-Phase
tPLH tPHL	Ē₁	Äi	None	None	Remaining A and B, C <sub>n</sub>	P	In-Phase
¹PLH ¹PHL	Āį	None	∄;	Remaining	Remaining Ā, C <sub>n</sub>	ਫ	In-Phase
<sup>T</sup> PLH <sup>T</sup> PHL	Β̈́i	None	Āį	Remaining 8	Remaining Ā, C <sub>n</sub>	G	In-Phase
tPLH tPHL	C <sub>n</sub>	None	None	AII Ā	All B	Any F or C <sub>n+4</sub>	In-Phase
tPLH tPHL	Āi	None	B;	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase
TPLH TPHL	Θ̄;	None	Āį	Remarning B	Remaining Ā, C <sub>n</sub>	Cn+4	Out-of-Phase

#### $\overline{\text{DIFF}}$ MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT	OUTPUT	
	TEST	APPLY 4.5 V	APPLY GND	APPLY	APPLY	TEST	(See Note 4)	
				4.5 V	GND	1 20,	1000 11010 47	
(PLH	Ā,	None	₿,	Remaining	Remaining	Fi	In-Phase	
<sup>t</sup> PHL	- "			Ā	B, Cn			
¹PLH	- B <sub>i</sub>	Āi	None	Remaining	Remaining	Fi	Out-of-Phase	
†PHL	٥,	Ai		Ā	Ĕ, C <sub>n</sub>			
tPLH .	Ā,	None	E,	None	Remaining	ē	in-Phase	
tPH1	~1				A and B, C <sub>n</sub>			
<sup>†</sup> PLH	5	Ē,	<u>Ā</u> ,	None	None	Remaining	P	Out-of-Phase
tPH1.	٥,	,	1	140mg	A and B, C <sub>n</sub>	'	Out of Friday	
<sup>t</sup> PLH	Ã,	Ē,	None	None	Remaining	G	In-Phase	
<sup>‡</sup> PHL					A and B, C <sub>n</sub>			
tPLH .	. B <sub>i</sub>	Nane	Ā,	None	Remaining	G	Out-of-Phase	
TPHL		744.12			A and B, C <sub>n</sub>			
tPLH	Ā	None	≅i	Remaining	Remaining	A = B	In-Phase	
tPHL	71	140110	٠,	Ã	B, Cn			
tPLH .	<u> </u>	B,	Ā,	None	Remaining	Remaining	A = B	Out-of Phase
tPHL_				Ā	B, Cn			
₹PLH	Cn	None	one None	All A and B	None	Cn+4	In-Phase	
<sup>t</sup> PHL						or any F		
<sup>†</sup> PLH	Ā	<u>ā</u> , <u>B</u> ;	None	None	Remaining	Cn+4	Out-of-Phase	
<sup>t</sup> PHL	- 1	-1			Ā, B, C <sub>n</sub>	-r( <b>+4</b>		
IPLH	8,	None	Ā,	None	Remaining	C <sub>n+4</sub>	In -Phase	
1PHL	-'				A. B. Cn			

# LOGIC MODE TEST TABLE FUNCTION INPUTS: \$1 = \$2 = M = 4.5 V, \$0 = \$3 = 0 V

D4044575	PARAMETER UNDER TEST	OTHER INPUT		OTHER DATA INPUTS		OUTPUT	OUTPUT	
PARAMETER		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)	
<sup>I</sup> PLH <sup>I</sup> PHL	Ā,	≅,	None	None	Remaining A and B, C <sub>n</sub>	F,	Out-of-Phase	
1PLH 1PHL	ਜ਼,	Ā,	None	None	Remaining Ā and B, C <sub>n</sub>	F;	Out-of-Phase	

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated