

AI ASIC: Design and Practice (ADaP) Fall 2023

CPU Organization & Architecture-2 & Final Project Guide

燕博南



Hardware/Software Interface





```
C/C++
```

```
int main() {
  int a, b, c;
    a = 0;
    b = 1;
    c = a+b;
```

assembly

```
main:
  PUSH %BP
  MOV %SP, %BP
@main_body:
  SUB %SP, $4, %SP
  SUB %SP, $4, %SP
  SUB %SP, $4, %SP
  MOV $0, -4(%BP)
  MOV $1, -8(%BP)
  ADD -4(\%BP), -8(\%BP),
%0
  MOV %0, -12(%BP)
@main_exit:
  MOV %BP, %SP
   POP %BP
  RET
```

binaries



Pipelined Execution



Single-Stage Execution




add r0,r1,#5	fetch	decode	exec add						
sub r2,r3,r6				fetch	decode	exec cmp			
								I	
cmp r2,#3							fetch	decode	exec sub

Time

Pipeline









Pipeline A Branch?






Use "flush" to retry obtaining next PC that should point to

Hardware View of Single-Stage CPU





Hardware View of 2-Stage CPU



Decoder



Note: for simplicity, the CSR File (control and status registers) and associated datapath is not shown



Control Signals AluFun

rs2

rdata

addr

Data Mem

Op1Sel





- Revised from DarkRISCV
- Remove "3-stage", "hardware threads", "flex bit-width" features





Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 "always" block
- 4) Check pipeline






Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 "always" block
- 4) Check pipeline

Top Module









Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 "always" block
- 4) Check pipeline



31	27	26	25	24		20	19	15	14	12	11	7	6	0	
	funct7				rs2		rs	1	fun	ct3		rd	opo	code	R-type
	ir	nm[11:0)]			rs	1	fun	ct3		rd	opo	code	I-type
i	mm[11:	5]			rs2		rs	1	fun	ct3	imi	m[4:0]	opo	code	S-type
in	m[12 10]):5]			rs2		rs	1	fun	ct3	imm	[4:1 11]	opo	code	B-type
	imm[31:12]						•			rd	opo	code	U-type		
imm[20 10:1 11 19:12]									rd	opo	code	J-type			

RV32I Base Instruction Set

	imm[31:12]			$_{ m rd}$	0110111	LUI
	imm[31:12]	rd	0010111	AUIPC		
imi	n[20 10:1 11 19]	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	imm[11:0]			rd	0000011	LB
imm[11:	imm[11:0]			rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	$_{ m SB}$
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	sw



_	_										
imm[11:0]			r	s1	0	00	$_{\mathrm{rd}}$		0010011	ADDI	
imm[11:0]			r	s1	0	10	rd		0010011	SLTI	
in	nm[11:0	0]		r	s1	0	11	rd		0010011	SLTIU
in	nm[11:0	0]		r	s1	1	00	rd		0010011	XORI
in	nm[11:0	0]		r	m s1	1	10	rd		0010011	ORI
in	nm[11:0	0]		r	s1	1	11	rd		0010011	ANDI
0000000)	8	$_{ m shamt}$	r	s1	0)1	rd		0010011	SLLI
0000000)	5	$_{ m shamt}$	r	s1	101		$_{\mathrm{rd}}$		0010011	SRLI
0100000)	shamt		r	m s1	1	01	rd		0010011	SRAI
0000000	000000 rs2		r	s1	0	00	rd		0110011	ADD	
0100000	0100000 rs2		r	s1	0	00	rd		0110011	SUB	
0000000 rs2		r	s1	0	01	rd		0110011	SLL		
0000000 rs2		r	s1	0	10	rd		0110011	SLT		
0000000	0000000 rs2		r	s1	0	11	rd		0110011	SLTU	
0000000)		rs2	r	s1	1	00	rd		0110011	XOR
0000000)		rs2	r	s1	1	01	rd		0110011	SRL
0100000	0100000 rs2		r	s1	1	01	rd		0110011	SRA	
0000000 rs2		r	s1	1	10	rd		0110011	OR		
0000000)		rs2	r	s1	1	11	rd		0110011	AND
$_{ m fm}$	pre	d	succ	r	s1	0	00	rd		0001111	FENCE
000	000000	000		00	000	0	00	00000		1110011	ECALL
000	000000	001		00	000	0	00	00000		1110011	EBREAK
											-





RV32M Standard Extension

0000001	rs2	rs1	000	rd	0110011	MUL
0000001	rs2	rs1	001	rd	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	rd	0110011	REMU





Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 "always" block
- 4) Check pipeline





Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 "always" block
- 4) Check pipeline



How to make a simple testbench for CPUs?



Compile & Assemble



```
C/C++
```

int main() {

int a, b, c;

a = 0;

b = 1;

c = a+b;


compiler

assembly

```
main:
   PUSH %BP
  MOV %SP, %BP
@main_body:
   SUB %SP, $4, %SP
   SUB %SP, $4, %SP
      %SP, $4, %SP
       $0, -4(%BP)
   MOV $1, -8(%BP)
   ADD -4(\%BP), -8(\%BP),
%0
   MOV %0, -12(%BP)
@main_exit:
       %BP, %SP
   MOV
   POP %BP
   RET
```

binaries

assembler





Compile & Assemble



```
C/C++
int main() {
```

int a,b,c;

c = a + b;

return 0;

a = 11;

b = 5;

```
compiler
```

assembly

```
addi
        sp, sp, -32
        ra, 28(sp)
SW
        s0, 24(sp)
SW
addi
        s0, sp, 32
        a0, zero
mν
        a0, -12(s0)
addi
        a1, zero, 11
        a1, -16(s0)
SW
addi
        a1, zero, 5
        a1, -20(s0)
SW
        a1, -16(s0)
lw
lw
        a2, -20(s0)
        a1, a1, a2
add
        a1, -24(s0)
SW
lw
        s0, 24(sp)
        ra, 28(sp)
lw
addi
        sp, sp, 32
ret
```

binaries

assembler








Register	ABI Name	Description	Saver
х0	zero	hardwired zero	-
х1	ra	return address	Caller
x2	sp	stack pointer	Callee
х3	gp	global pointer	-
х4	tp	thread pointer	-
x5-7	t0-2	temporary registers	Caller
х8	s0 / fp	saved register / frame pointer	Callee
х9	s1	saved register	Callee
x10-11	a0-1	function arguments / return values	Caller
x12-17	a2-7	function arguments	Caller
x18-27	s2-11	saved registers	Callee
x28-31	t3-6	temporary registers	Caller

Register Name(s)	Usage
x0/zero	Always holds 0
ra	Holds the return address
sp	Holds the address of the boundary of the stack
t0-t6	Holds temporary values that do not persist after function calls
s0-s11	Holds values that persist after function calls
a0-a1	Holds the first two arguments to the function or the return values
a2-a7	Holds any remaining arguments

Historic View









Compiler Explorer (godbolt.org)

RISC-V Interpreter (cornell.edu)

• <u>riscv-assembler (riscvassembler.org)</u>



Project Guidance

For the Project


和桌头掌 PEKING UNIVERSITY

- 主题: Get PIM into an SoC
- 二人一组,一起讨论
 - 分工不分你我
- Find-A-Partner Deadline:
 - 11/8/2022 23:59:00
 - Fill in 微信接龙


只关注计算和存储分块的图 (其他的小模块省略):

存内计算在系统中应用方式





扩展更详细一点的版本:



可能的地址分配, 这里左边的数字需要按应用的时候设置

存储空间地址分配

	1	分陷空间地址刀船
区块起始地址 0x0000	0000	区块0
区块终止地址 0x1FFF	FFFF	指令存储区
区块起始地址 0x2000	0000	区块1
区块终止地址 0x3FFF	FFFF	SRAM
区块起始地址 0x4000	0000	区块2
区块终止地址 0x5FFF	FFFF	外设
区块起始地址 0x6000	0000	区块3
区块终止地址 0x7FFF	FFFF	存内计算模块相关
区块起始地址 0x8000	0000	区块5
区块终止地址 0x9FFF	FFFF	其它
区块起始地址 0xA000	0000	区块6
区块终止地址 0xBFFF	FFFF	其它
区块起始地址 0xC000	0000	区块7
区块终止地址 0xDFFF	FFFF	其它
区块起始地址 0xE000	0000	区块8
区块终止地址 0xFFFF	FFFF	CPU内部外设

配置寄存器,固件指令,指令存储, ...

通过AHB/APB桥接口电路连到总 线上的外设,例如GPIO,计数 器,...

存内计算阵列


总线接口用到的输入缓存

总线接口用到的输出缓存


存内计算模块配置寄存器

K. Qiu, et al, to appear in ASP-DAC 2022

数据传输的两个方向



数据传输的两个方向



For the Project



- Group of 2
 - hardware and software
- Get PIM inside the SoC
- 后面要做的事情:
 - Progress presentation
 - 分数互评50%, 任课教师50%
 - Final presentation
 - 分数互评50%, 任课教师50%
 - Final report
 - 同组两人交一份完整报告即可
 - 同一份报告,同一个成绩