

# AI ASIC: Design and Practice (ADaP)

Fall 2023

## CPU Organization & Architecture-2 & Final Project Guide

---

燕博南

# Hardware/Software Interface

# Compile

C/C++

```
int main() {  
    int a, b, c;  
    a = 0;  
    b = 1;  
    c = a+b;  
}
```



assembly

```
main:  
    PUSH %BP  
    MOV  %SP, %BP  
@main_body:  
    SUB  %SP, $4, %SP  
    SUB  %SP, $4, %SP  
    SUB  %SP, $4, %SP  
    MOV  $0, -4(%BP)  
    MOV  $1, -8(%BP)  
    ADD  -4(%BP), -8(%BP),  
    %0  
    MOV  %0, -12(%BP)  
@main_exit:  
    MOV  %BP, %SP  
    POP  %BP  
    RET
```




binaries

```
010100011  
010101010  
101001010  
101010101  
...  
101010101  
010101010  
101010100
```


# Pipelined Execution

# Single-Stage Execution




# Pipeline


## Single-Cycle Instruction



## Multi-Cycle Instruction




# Pipeline A Branch?



Use “flush” to retry obtaining next PC that should point to

# Hardware View of Single-Stage CPU



**Note:** for simplicity, the CSR File (control and status registers) and associated datapath is not shown

Execute Stage




# Hardware View of 2-Stage CPU



NXPC




北京大学  
PEKING UNIVERSITY



XIDATA

**Note:** for simplicity, the CSR File (control and status registers) and associated datapath is not shown





## Let's see code directly

- Revised from DarkRISCV
- Remove “3-stage”, “hardware threads”, “flex bit-width” features


## Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 “always” block
- 4) Check pipeline

Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 “always” block
- 4) Check pipeline

# Top Module



## Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 “always” block
- 4) Check pipeline



31	27	26	25	24	20	19	15	14	12	11	7	6	0
funct7				rs2		rs1		funct3		rd		opcode	
imm[11:0]						rs1		funct3		rd		opcode	
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode	
imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode	
imm[31:12]										rd		opcode	
imm[20 10:1 11 19:12]										rd		opcode	

R-type  
I-type  
S-type  
B-type  
U-type  
J-type

### RV32I Base Instruction Set

imm[31:12]				rd		0110111	
imm[31:12]				rd		0010111	
imm[20 10:1 11 19:12]				rd		1101111	
imm[11:0]				rs1	000	rd	
imm[12 10:5]				rs2	rs1	000	imm[4:1 11]
imm[12 10:5]				rs2	rs1	001	imm[4:1 11]
imm[12 10:5]				rs2	rs1	100	imm[4:1 11]
imm[12 10:5]				rs2	rs1	101	imm[4:1 11]
imm[12 10:5]				rs2	rs1	110	imm[4:1 11]
imm[12 10:5]				rs2	rs1	111	imm[4:1 11]
imm[11:0]				rs1	000	rd	
imm[11:0]				rs1	001	rd	
imm[11:0]				rs1	010	rd	
imm[11:0]				rs1	100	rd	
imm[11:0]				rs1	101	rd	
imm[11:5]				rs2	rs1	000	imm[4:0]
imm[11:5]				rs2	rs1	001	imm[4:0]
imm[11:5]				rs2	rs1	010	imm[4:0]

LUI  
AUIPC  
JAL  
JALR  
BEQ  
BNE  
BLT  
BGE  
BLTU  
BGEU  
LB  
LH  
LW  
LBU  
LHU  
SB  
SH  
SW

imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm	pred	succ	rs1	000	rd	0001111
000000000000			00000	000	00000	1110011
000000000001			00000	000	00000	1110011

ADDI  
SLTI  
SLTIU  
XORI  
ORI  
ANDI  
SLLI  
SRLI  
SRAI  
ADD  
SUB  
SLL  
SLT  
SLTU  
XOR  
SRL  
SRA  
OR  
AND  
FENCE  
ECALL  
EBREAK



# M Extension

## RV32M Standard Extension

0000001	rs2	rs1	000	rd	0110011	MUL
0000001	rs2	rs1	001	rd	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	rd	0110011	REMU



## Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 “always” block
- 4) Check pipeline

## Steps:

- 1) Look at the ports
- 2) Get familiar with RISC-V assembly, especially RV32I base
- 3) Read 2 “always” block
- 4) Check pipeline

# How to make a simple testbench for CPUs?

# Compile & Assemble

C/C++

```
int main() {  
    int a, b, c;  
    a = 0;  
    b = 1;  
    c = a+b;  
}
```

compiler



assembly

```
main:  
    PUSH %BP  
    MOV  %SP, %BP  
@main_body:  
    SUB  %SP, $4, %SP  
    SUB  %SP, $4, %SP  
    SUB  %SP, $4, %SP  
    MOV  $0, -4(%BP)  
    MOV  $1, -8(%BP)  
    ADD  -4(%BP), -8(%BP),  
    %0  
    MOV  %0, -12(%BP)  
@main_exit:  
    MOV  %BP, %SP  
    POP  %BP  
    RET
```

assembler



binaries

```
010100011  
010101010  
101001010  
101010101  
...  
101010101  
010101010  
101010100
```

# Compile & Assemble

C/C++

```
int main() {  
    int a,b,c;  
    a = 11;  
    b = 5;  
    c = a + b;  
    return 0;  
}
```

compiler



assembly

main:

```
addi    sp, sp, -32  
sw      ra, 28(sp)  
sw      s0, 24(sp)  
addi    s0, sp, 32  
mv      a0, zero  
sw      a0, -12(s0)  
addi    a1, zero, 11  
sw      a1, -16(s0)  
addi    a1, zero, 5  
sw      a1, -20(s0)  
lw      a1, -16(s0)  
lw      a2, -20(s0)  
add     a1, a1, a2  
sw      a1, -24(s0)  
lw      s0, 24(sp)  
lw      ra, 28(sp)  
addi    sp, sp, 32  
ret
```

assembler



binaries


```
000000100000000010000010000010011  
00000000010100000000010110010011  
11111110101100010010100000100011  
00000000101100000000010110010011  
11111110101100010010011000100011  
11111111000000010010010110000011  
11111110110000010010011000000011  
00000000110001011000010110110011  
11111110101100010010010000100011
```

# Registers

Register	ABI Name	Description	Saver
x0	zero	hardwired zero	-
x1	ra	return address	Caller
x2	sp	stack pointer	Callee
x3	gp	global pointer	-
x4	tp	thread pointer	-
x5-7	t0-2	temporary registers	Caller
x8	s0 / fp	saved register / frame pointer	Callee
x9	s1	saved register	Callee
x10-11	a0-1	function arguments / return values	Caller
x12-17	a2-7	function arguments	Caller
x18-27	s2-11	saved registers	Callee
x28-31	t3-6	temporary registers	Caller

Register Name(s)	Usage
x0/zero	Always holds 0
ra	Holds the return <b>address</b>
sp	Holds the address of the boundary of the stack
t0-t6	Holds temporary values that <b>do not</b> persist after function calls
s0-s11	Holds values that persist after function calls
a0-a1	Holds the first two arguments to the function or the return values
a2-a7	Holds any remaining arguments

# Historic View



## Some Useful Toolkits

- [Compiler Explorer \(godbolt.org\)](http://godbolt.org)
- [RISC-V Interpreter \(cornell.edu\)](http://cornell.edu)
- [riscv-assembler \(riscvassembler.org\)](http://riscvassembler.org)




# Project Guidance

## For the Project


- 主题：Get PIM into an SoC
- 二人一组，一起讨论
  - 分工不分你我
- Find-A-Partner Deadline:
  - 11/8/2022 23:59:00
  - Fill in 微信接龙

只关注计算和存储分块的图（其他的小模块省略）：

## 存内计算在系统中应用方式



扩展更详细一点的版本:





可能的地址分配，这里左边的数字需要按应用的时候设置


存储空间地址分配

区块起始地址 0x0000 0000  
区块终止地址 0x1FFF FFFF  
区块起始地址 0x2000 0000  
区块终止地址 0x3FFF FFFF  
区块起始地址 0x4000 0000  
区块终止地址 0x5FFF FFFF  
区块起始地址 0x6000 0000  
区块终止地址 0x7FFF FFFF  
区块起始地址 0x8000 0000  
区块终止地址 0x9FFF FFFF  
区块起始地址 0xA000 0000  
区块终止地址 0xBFFF FFFF  
区块起始地址 0xC000 0000  
区块终止地址 0xDFFF FFFF  
区块起始地址 0xE000 0000  
区块终止地址 0xFFFF FFFF




配置寄存器，固件指令，指令存储， ...

通过AHB/APB桥接口电路连到总线上的外设，例如GPIO，计数器， ...




存内计算在系统中应用方式



片上系统 (system-on-a-chip, SoC)

存内计算在系统中应用方式



## For the Project

- Group of 2
  - hardware and software
- Get PIM inside the SoC
- 后面要做的事情：
  - Progress presentation
    - 分数互评50%，任课教师50%
  - Final presentation
    - 分数互评50%，任课教师50%
  - Final report
    - 同组两人交一份完整报告即可
    - 同一份报告，同一个成绩