

22530007

# 人工智能与芯片设计

2-Verilog HDL与数字集成电路基础

燕博南 2023秋

#### **Computer Engineering Basics**


- Why AI chip?
- Logic Gates? What is computer hardware?
- Flip-Flops? Registers?
- How computer executes program?
- What is GPU?
- Difference between CPU, FPGA, GPU
- http://www.asic-world.com/verilog/veritut.html

Peking University

# Part 1

Verilog HDL grammar, operators, synthesizable design

#### Digital Circuit Design Flow



- HDL -> Logic
- Map to target lib (stdcell/LUTs)
- Optimize speed, area

- Create floorplan blocks
- Place cells in blocks
- Route interconnect
- Optimize iteratively

### **Basic Building - Module**

```
// single-line comments
    /* multi-line
    comments
    module name(
        input a,b,
 6
        input [31:0] c,
        output z,
        output reg [3:0] s
 9
                          —— Don't forget ";" here
10
    // declarations of internal signals, registers
    // combinational logic: assign
    // sequential logic: always @ (posedge clock)
    // module instances
    endmodule
15
```


In Verilog we design modules, one of which will be identified as our top-level module. Modules usually have named, directional ports (specified as input, output) which are used to communicate with the module.


 Format: HDL ignores space "", it only recognize ";"

#### Wires & Registers

```
// 2-to-1 multiplexer with dual-polarity outputs
module mux2(
input a,b,sel,
output z,zbar
);
// again order doesn't matter (concurrent execution!)
// syntax is "assign LHS = RHS" where LHS is a wire/bus
// and RHS is an expression
sassign z = sel ? b : a;
assign zbar = ~z;
In endmodule
Directly connect!
```

```
// 2-to-1 multiplexer with dual-polarity outputs
    module weird mux2(
        input a,b,sel,
 4
        output z,
 5
        output reg zbar
       again order doesn't matter (concurrent execution!)
    // syntax is "assign LHS = RHS" where LHS is a wire/bus
    // and RHS is an expression
    assign z = sel ? b : a;
11
    always @(posedge clk) begin
        zbar = ~z;
14
    end
15
   endmodule
```





Regs

Wires

Peking University

#### Secrets of Wires & Regs

- Without "reg" declaration, variables are always wires
- Reg can only be output and inside signals
- Assignment:
  - Wires can only be changed using "assign" outside "always"
  - Regs can only be changed inside "always"

```
10 assign zbar = ~z;
```

```
12 always @(posedge clk) begin
13  zbar = ~z;
14 end
```

## **Operators**

Arithmetic	*	Multiply
	/	Division
	+	Add
	-	Subtract
	%	Modulus
	+	Unary plus
	-	Unary minus
Logical	!	Logical negation
	&&	Logical and
		Logical or
Relational	>	Greater than
	<	Less than
	>=	Greater than or equal
	<=	Less than or equal
Equality	==	Equality
	!=	inequality
Shift	>>	Right shift
	<<	Left shift
	<<<,>>>	Arithmetic shift

Reduction	~	Bitwise negation	
	~&	nand	
		or	
	~	nor	
	٨	xor	
	^~	xnor	
	~^	xnor	

Concatenation	{}	Concatenation
Conditional	?	conditional

What are the difference between (logic) shift and arithmetic shift?

#### **Numeric Constants**

Constant values can be specified with a specific width and radix:

```
123 // default: decimal radix, 32-bit width
'd123 // 'd = decimal radix
'h7B // 'h = hex radix
'o173 // 'o = octal radix
'b111_1011 // 'b = binary radix, "_" are ignored
'hxx // can include X, Z or ? in non-decimal constants
16'd5 // 16-bit constant 'b0000_0000_0101
11'h1X? // 11-bit constant 'b001_XXXX_ZZZZ
```

By default constants are unsigned and will be extended with 0's on left if need be (if high-order bit is X or Z, the extended bits will be X or Z too).

You can specify a signed constant as follows:

8'shFF // 8-bit twos-complement representation of -1


To be absolutely clear in your intent it's usually best to explicitly specify the width and radix.


Peking University

### Hierarchy: module instances

```
// 4-to-1 multiplexer
module mux4(input d0,d1,d2,d3, input [1:0] sel, output z);
wire z1,z2;
// instances must have unique names within current module.
// connections are made using .portname(expression) syntax.
// once again order doesn't matter...
mux2 m1(.sel(sel[0]),.a(d0),.b(d1),.z(z1)); // not using zbar mux2 m2(.sel(sel[0]),.a(d2),.b(d3),.z(z2));
mux2 m3(.sel(sel[1]),.a(z1),.b(z2),.z(z));
// could also write "mux2 m3(z1,z2,sel[1],z,)" NOT A GOOD IDEA!
endmodule
```

- Write all original names (style requirement)
- Connection are concurrently executed






#### Example 1: A counter

```
module counter (
       out
               , // Output of the counter
       enable , // enable for counter
              , // clock Input
       clk
             // reset Input
       reset
       );
       output [1:0] out; //Output Ports
       input enable, clk, reset; //Input Ports
   10
       reg [1:0] out; //Internal Variables
   12
       always @(posedge clk)
       if (reset) begin
   14
   15
         out <= 2'b0;
       end else if (enable) begin
   16
         out <= out + 1;
   18
       end
   19
       endmodule
Peking University
```

What is the timing diagram?




Beware of "before" & "after" clock edge

#### Verification: Simulation & Testbench

```
Design:
       module counter (
       out
                , // Output of the counter
       enable
                  // enable for counter
       clk
                , // clock Input
       reset
                   // reset Input
    6
       );
       output [1:0] out; //Output Ports
       input enable, clk, reset; //Input Ports
   10
       reg [1:0] out; //Internal Variables
   12
       always @(posedge clk)
       if (reset) begin
   14
         out <= 2'b0 ;
   15
       end else if (enable) begin
   16
         out <= out + 1;
   18
       end
   19
       endmodule
Peking University
```

```
Testbench:
    `timescale 1ns/1ps
    module Testbench; _
 3
    wire [1:0] OUT;
                                  Testbench has no ports
    reg EN, CLK, RST;
    initial CLK = 0;
    always #2 CLK=~CLK;
 9
    initial begin
10
11
        #1
12
        EN = 0;
13
        RST = 1;
14
        #4
15
        EN = 1;
16
        RST = 0;
        #(4*7)
17
        EN = 0;
18
19
    end
20
    counter u1(
    .out (OUT)
                  , // Output of the counter
    .enable (EN) , // enable for counter
    .clk (CLK) , // clock Input
    .reset (RST)
                    // reset Input
26
    );
27
    endmodule
```

### **Blocking and Non-blocking**



```
1  // shift register
2  reg q1,q2,out;
3  always @(posedge clk) begin
4  q1 = in;
5  q2 = q1;
6  out = q2;
7  end

// shift register
Wrong!
```


```
1  // shift register
2  reg q1,q2,out;
3  always @(posedge clk) q1 <= in;
4  always @(posedge clk) q2 <= q1;
5  always @(posedge clk) out <= q2;</pre>
```

# Part 2


Finite State Machine

#### **Finite State Machine**

Hardware/Circuits



#### Design Methodologies & Templates



Output=1

State 1

A=0


State 2

Output=0

A=0

State 3

Output=1




Step 1: define states


Step 2: draw state-transfer diagram

Step 3: fill in the template

#### FSM Example 1 Passcode Detector


Question: build circuits that outputs 1 pulse, whenever receives "110"





#### FSM Example 1 – Step 1 & 2

Question: build circuits that outputs 1 pulse, whenever receives "110"



### FSM Example 1 – Step 3

Question: build circuits that outputs 1 pulse, whenever receives "110"

```
module PasscodeDetector (
                         input clk, data in, rstb,
                 2
                         output reg data out
                 3
                 4
                     );
                 5
                         reg [1:0] state;
                 6
                         // Declare states
                 7
                         parameter STAT IDLE = 0,
                 8
                                      STAT R1 = 1,
                 9
                                      STAT R2 = 2,
                10
                                      STAT R3 = 3;
                11
                12
                         // Output depends only on the state
                         always @ (state) begin
                13
                              if(state == STAT R3) begin
                14
                15
                                  data out <= 1; // alarming!</pre>
                16
                              end
                17
                              else begin
                                  data out <= 0;
                18
                19
                              end
Peking University 20
                         end
```

```
// Determine the next state
    always @ (posedge clk) begin
         if (~rstb)
             state <= STAT IDLE;</pre>
         else
              case (state)
                  STAT IDLE: begin
                       if(data_in==1) begin
                           state <= STAT R1;</pre>
                       end
                  end
                  STAT_R1: begin
                       if (data_in==1)
                           state <= STAT R2;</pre>
                       else
                           state <= STAT IDLE;</pre>
                  end
                  STAT_R2: begin
                       if (data_in==0)
                           state <= STAT R3;</pre>
                       else
                           state <= STAT R2;</pre>
                  end
                  STAT_R3: begin
                       if(data in==1) begin
                           state <= STAT R1;</pre>
                       end
                       else begin
                           state <= STAT_IDLE;</pre>
                       end
                  end
              endcase
     end
endmodule
```

22

23

24

25

26

27

28

29

30 31

32

33

34

35

36

37

38

39

40 41

42

43

44

45

46

47

48

49

50

51


52

53


54

### FSM Example 2 Auto Chip Testing Environment

Push button to test Function 1, Function 2, Function 3, ... in series



## FSM Example 2 Step 1&2



Step 3 is so easy... that you can fill it yourself.

#### **Another Question**

Philosophy behind: Use "state variable" to label timing

Another Q:

How to generate custom waveform after entering some state?

Solution: setup an counter variable Do everything at its pace

[! DO NOT ABUSE. This may cause large comparing logic.]



Possibility of Nested State Machine!

```
always @ (posedge clk or posedge reset) begin
              if (reset)
                  state <= S0;
             else begin
 4
                  case (state)
                      S0:
 6
                          data_out = 2'b01;
                      S1: begin
 8
                          if(cnt==10'd1) begin
 9
10
                               //do what you want
                          end
11
                          else if (cnt<=10'd5) begin
12
13
                               //do what you want
14
                          end
                          else if (cnt<=10'd20) begin
15
                               //do what you want
16
17
                          end
18
                          else begin
                               //do what you want
19
20
                          end
21
22
                      end
                      S2:
23
24
                          data_out = 2'b11;
25
                      S3:
                          data out = 2'b00;
26
                      default:
27
                          data out = 2'b00;
28
29
                  endcase
30
             end
31
     end
```

# A practical application – Vending Machine

All selections are  $\pm$  0.30

The machine make changes

#### Inputs:

- ¥ 0.25
- ¥ 0.10
- ¥ 0.05

#### Outputs

- Dispense can
- Dispense \(\pm\) 0.10
- Dispense \(\pm\) 0.05



## A practical application – Vending Machine

A starting (idle) state:



■ A state for each possible amount of money captured:




What's the maximum amount of money captured before purchase?
25 cents (just shy of a purchase) + one quarter (largest coin)



States to dispense change (one per coin dispensed):



## A practical application – Vending Machine



#### Discussion

- State Machine vs. Al
  - State machines exhaustively cover all cases, which is impossible in AI agent design.
- State machine is appropriate for small scale designs.
- Nested state machines:
  - normally, do not nest inside FSM in >2 folds.
  - Otherwise, too complicated timing path dependency.