References

[1] A. Alamdar-Yazdi and F. R. Kschischang. A simplified successive-cancellation decoder for polar codes. *IEEE Communications Letters (COMML)*, 15(12):1378–1380, December 2011.

[2] Khaled Alhaj Ali, Amer Baghdadi, Elsa Dupraz, **Mathieu Léonardon**, Mostafa Rizk, and Jean-Philippe Diguet. MOL-based In-Memory Computing of Binary Neural Networks. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 30(7), July 2022.

[3] Andes Technology Corporation. Andes Custom Extension (ACE). http://www.andestech.com/en/products-solutions/andes-custom-extension-ace/, 2024. Accessed: 2025-01-15.

[4] E. Arıkan. Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels. *IEEE Transactions on Information Theory (TIT)*, 55(7):3051–3073, July 2009.

[5] T. Aulin, N. Rydbeck, and C. Sundberg. Continuous phase modulation - part ii: Partial response signaling. *IEEE Transactions on Communications (TCOM)*, 29(3):210–225, March 1981.

[6] T. Aulin and C. Sundberg. Continuous phase modulation - part i: Full response signaling. *IEEE Transactions on Communications (TCOM)*, 29(3):196–209, March 1981.

[7] Yassir Bendou, Yuqing Hu, Raphael Lafargue, Giulia Lioi, Bastien Pasdeloup, Stéphane Pateux, and Vincent Gripon. Easy—ensemble augmented-shot-y-shaped learning: State-of-the-art few-shot classification with simple components. *Journal of Imaging*, 8(7):179, 2022.

[8] Davis Blalock, Jose Javier Gonzalez Ortiz, Jonathan Frankle, and John Guttag. What is the state of neural network pruning? *Proceedings of machine learning and systems*, 2:129–146, 2020.

[9] Michaela Blott, Thomas B Preusser, Nicholas J Fraser, Giulio Gambardella, Kenneth O'Brien, Yaman Umuroglu, Miriam Leeser, and Kees Vissers. FINN-R: An end-to-end deep-learning framework for fast exploration of quantized neural networks. In *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, volume 11, pages 1–23. ACM New York, NY, USA, 2018.

[10] Hendrik Borras, Giuseppe Di Guglielmo, Javier Duarte, Nicolò Ghielmetti, Ben Hawks, Scott Hauck, Shih-Chieh Hsu, Ryan Kastner, Jason Liang, Andres Meza, et al. Open-source fpga-ml codesign for the mlperf tiny benchmark. *arXiv preprint arXiv:2206.11791*, 2022.

[11] A. Cassagne, O. Aumage, C. Leroux, D. Barthou, and B. Le Gal. Energy consumption analysis of software polar decoders on low power processors. In *European Signal Processing Conference (EUSIPCO)*, pages 642–646. IEEE, August 2016.

[12] A. Cassagne, B. Le Gal, C. Leroux, O. Aumage, and D. Barthou. An efficient, portable and generic library for successive cancellation decoding of polar codes. In *International Workshop on Languages and Compilers for Parallel Computing (LCPC)*. Springer, September 2015.

[13] A. Cassagne, T. Tonnellier, C. Leroux, B. Le Gal, O. Aumage, and D. Barthou. Beyond Gbps turbo decoder on multi-core CPUs. In *International Symposium on Turbo Codes and Iterative Information Processing (ISTC)*, pages 136–140. IEEE, September 2016.

[14] Adrien Cassagne, Olivier Hartmann, **Mathieu Léonardon**, Kun He, Camille Leroux, Romain Tajan, Olivier Aumage, Denis Barthou, Thibaud Tonnellier, Vincent Pignoly, Bertrand Le Gal, and Christophe Jego. AFF3CT: A Fast Forward Error Correction Toolbox! *SoftwareX*, 10:100345, July 2019.

[15] Adrien Cassagne, Olivier Hartmann, **Mathieu Léonardon**, Thibaud Tonnellier, Guillaume Delbergue, Camille Leroux, Romain Tajan, Bertrand Le Gal, Christophe Jego, Olivier Aumage, and Denis Barthou. Fast Simulation and Prototyping with AFF3CT. In *The 20th International Workshop on Signal Processing Systems (SiPS 2017)*, Lorient, France, October 2017.

[16] Adrien Cassagne, **Mathieu Léonardon**, Romain Tajan, Camille Leroux, Christophe Jégo, Olivier Aumage, and Denis Barthou. A Flexible and Portable Real-time DVB-S2 Transceiver using Multicore and SIMD CPUs. In *The 11th IEEE International Symposium on Topics in Coding (ISTC 2021)*, Montréal, Canada, August 2021.

[17] N. V. Chawla, K. W. Bowyer, L. O. Hall, and W. P. Kegelmeyer. SMOTE: Synthetic minority over-sampling technique. 16:321–357, 2002.

[18] Henk Corporaal. *Microprocessor Architectures: From VLIW to TTA*. John Wiley & Sons, Inc., New York, NY, USA, 1997.

[19] Arthur Dautriat et al. CIDRE: Custom instruction designer for RISC-V extensions. In *2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP)*, pages 1–6, 2024.

[20] DeepMind. AlphaEvolve: Automated discovery of learning algorithms and architectures. Google DeepMind Blog, 2025.

[21] Otto Esko, Pekka Jääskeläinen, Pablo Huerta, Carlos S. de La Lama, Jarmo Takala, and Jose Ignacio Martinez. Customized Exposed Datapath Soft-Core Design Flow with Compiler Support. In *IEEE FPL*, 2010.

[22] ETSI. 3GPP - TS 38.212 - Multiplexing and channel coding (R. 15), August 2018.

[23] Shaoxia Fang, Lu Tian, Junbin Wang, Shuang Liang, Dongliang Xie, Zhongmin Chen, Lingzhi Sui, Qian Yu, Xiaoming Sun, Yi Shan, and Yu Wang. Real-time object detection and semantic segmentation hardware system with deep learning networks. In *2018 International Conference on Field-Programmable Technology (FPT)*, pages 389–392, 2018.

[24] Teodor Fredriksson, David Issa Mattos, Jan Bosch, and Helena Holmström Olsson. Data labeling: An empirical investigation into industrial challenges and mitigation strategies. In *International Conference on Product-Focused Software Process Improvement*, pages 202–216. Springer, 2020.

[25] Darshan C Ganji, Saad Ashfaq, Ehsan Saaboori, Sudhakar Sah, Saptarshi Mitra, Mohammadhossein Askarihemmat, Alexander Hoffmann, Ahmed Hassanien, and **Mathieu Léonardon**. DeepGEMM: Accelerated Ultra Low-Precision Inference on CPU Architectures using Lookup Tables. In *CVPRW 2023: IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops*, Vancouver, Canada, June 2023.

[26] Alessandro Garofalo et al. MARVEL: A framework for generating RISC-V ISA extensions for edge-AI. *IEEE Access*, 12:10182–10198, 2024.

[27] Alireza Ghaffari, **Mathieu Léonardon**, Adrien Cassagne, Camille Leroux, and Yvon Savaria. Toward High-Performance Implementation of 5G SCMA Algorithms. *IEEE Access*, 7:10402–10414, January 2019.

[28] Alireza Ghaffari, **Mathieu Léonardon**, Yvon Savaria, Christophe Jego, and Camille Leroux. Improving performance of SCMA MPA decoders using estimation of conditional probabilities. In *2017 15th IEEE International New Circuits and Systems Conference (NEWCAS)*, pages 21–24, Strasbourg, France, June 2017. IEEE.

[29] Nicolò Ghielmetti, Vladimir Loncar, Maurizio Pierini, Marcel Roed, Sioni Summers, Thea Aarrestad, Christoffer Petersson, Hampus Linander, Jennifer Ngadiuba, Kelvin Lin, and Philip Harris. Real-time semantic segmentation on fpgas for autonomous vehicles with hls4ml, 2022.

[30] P. Giard, A. Balatsoukas-Stimming, T. C. Müller, A. Bonetti, C. Thibeault, W. J. Gross, P. Flatresse, and A. Burg. Polarbear: A 28-nm FD-SOI ASIC for decoding of polar codes. *Journal on Emerging and Selected Topics in Circuits and Systems*, 7(4):616–629, Dec 2017.

[31] Spyros Gidaris, Andrei Bursuc, Nikos Komodakis, Patrick Pérez, and Matthieu Cord. Boosting few-shot visual learning with self-supervision. In *Proceedings of the IEEE/CVF international conference on computer vision*, pages 8059–8068, 2019.

[32] Anqi Gong and Joseph M. Renes. Improved logical error rate via list decoding of quantum polar codes. In *2024 IEEE International Symposium on Information Theory (ISIT)*, pages 2496–2501, 2024.

[33] Lucas Grativol, Lubin Gauthier, **Mathieu Léonardon**, Jérémy Morlier, Antoine Lavrard-Meyer, Guillaume Muller, Virginie Fresse, and Matthieu Arzel. PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC. In *ISCAS 2024: IEEE International Symposium on Circuits and Systems*, Singapore, Singapore, May 2024.

[34] Lucas Grativol, **Mathieu Léonardon**, Guillaume Muller, Virginie Fresse, and Matthieu Arzel. Compression de réseaux de neurones pour l'apprentissage fédéré. In *GRETSI 2023 : XXIXème Colloque Francophone de Traitement du Signal et des Images*, Grenoble, France, August 2023.

[35] Lucas Grativol, **Mathieu Léonardon**, Guillaume Muller, Virginie Fresse, and Matthieu Arzel. Federated learning compression designed for lightweight communications. In *ICECS 2023: IEEE 30th International Conference on Electronics, Circuits and Systems*, Istanbul, Turkey, December 2023.

[36] Lucas Grativol, **Mathieu Léonardon**, Guillaume Muller, Virginie Fresse, and Matthieu Arzel. FLoCoRA: Federated Learning Compression With Low-Rank Adaptation. In *European Signal Processing Conference (EUSIPCO), 2024 32nd*, Lyon, France, August 2024.

[37] Song Han, Jeff Pool, John Tran, and William Dally. Learning both weights and connections for efficient neural network. *Advances in neural information processing systems*, 28, 2015.

[38] Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. Deep residual learning for image recognition. In *Proceedings of the IEEE conference on computer vision and pattern recognition*, pages 770–778, 2016.

[39] Weisheng Jia, Jinling Cui, Xin Zheng, and Qiang Wu. Design and Implementation of Real-Time Semantic Segmentation Network Based on FPGA. In *2021 7th International Conference on Computing and Artificial Intelligence*, ICCAI 2021, page 321–325, 2021.

[40] Carlos E. Jimenez, John Yang, Alexander Wettig, Shunyu Yao, Kexin Pei, Ofir Press, and Karthik Narasimhan. SWE-bench: Can language models resolve real-world github issues? In *ICLR 2024*, 2024.

[41] Peter Kairouz and et al. Advances and open problems in federated learning. *Foundations and Trends® in Machine Learning*, 14(1–2):1–210, 2021.

[42] R. Kanda, N. Onizawa, **Mathieu Léonardon**, Vincent Gripon, and T. Hanyu. Design Environment of Quantization-Aware Edge AI Hardware for Few-Shot Learning. In *2024 IEEE 67th International Midwest*

Symposium on Circuits and Systems (MWSCAS), pages 928–931, Springfield, France, August 2024. IEEE.

[43] Ryosuke Kanda, Naoya Onizawa, Hugo Le Blevec, **Mathieu Léonardon**, Vincent Gripon, and Tetsuya Hanyu. Bit-Width-Aware Design Environment for Few-Shot Learning on Edge Ai Hardware. In *ISCAS 2025: IEEE International Symposium on Circuits and Systems*, London, United Kingdom, 2025.

[44] Heekyung Kim and Kyuwon Ken Choi. A reconfigurable cnn-based accelerator design for fast and energy-efficient object detection system on mobile fpga. *IEEE Access*, 2023.

[45] Hyunwoo Kim, Jeonghoon Kim, Jungwook Choi, Jungkeol Lee, and Yong Ho Song. Binarized encoder-decoder network and binarized deconvolution engine for semantic segmentation. *IEEE Access*, 9:8006–8027, 2021.

[46] Jakub Konečnỳ, Brendan McMahan, and Daniel Ramage. Federated optimization: Distributed optimization beyond the datacenter. *arXiv preprint arXiv:1511.03575*, 2015.

[47] Alex Krizhevsky, Geoffrey Hinton, et al. Learning multiple layers of features from tiny images. 2009.

[48] Steinar Laenen and Luca Bertinetto. On episodes, prototypical networks, and few-shot learning. *Advances in Neural Information Processing Systems*, 34:24581–24592, 2021.

[49] Chris Lattner and Vikram Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In *CGO*, 2004.

[50] Vernon J Lawhern, Amelia J Solon, Nicholas R Waytowich, Stephen M Gordon, Chou P Hung, and Brent J Lance. Eegnet: a compact convolutional neural network for eeg-based brain–computer interfaces. *Journal of Neural Engineering*, 15(5):056013, 2018.

[51] Hugo Le Blevec, **Mathieu Léonardon**, Hugo Tessier, and Matthieu Arzel. Co-conception d'un réseau de neurones convolutif de segmentation sémantique et de son architecture matérielle. In *29° Colloque sur le traitement du signal et des images*, Grenoble, France, August 2023. GRETSI - Groupe de Recherche en Traitement du Signal et des Images.

[52] Hugo Le Blevec, **Mathieu Léonardon**, Hugo Tessier, and Matthieu Arzel. Pipelined Architecture for a Semantic Segmentation Neural Network on FPGA. In *ICECS 2023: IEEE 30th International Conference on Electronics, Circuits and Systems*, Istanbul, Turkey, December 2023.

[53] B. Le Gal, C. Leroux, and C. Jégo. Multi-Gb/s software decoding of polar codes. *IEEE Transactions on Signal Processing (TSP)*, 63(2):349–359, January 2015.

[54] B. Li, H. Shen, and D. Tse. An adaptive successive cancellation list decoder for polar codes with cyclic redundancy check. *IEEE Communications Letters (COMML)*, 16(12):2044–2047, December 2012.

[55] Gen Li, Inyoung Yun, Jonghyun Kim, and Joongkyu Kim. Dabnet: Depthwise asymmetric bottleneck for real-time semantic segmentation, 2019.

[56] Yang Li and Jiachen Yang. Few-shot cotton pest recognition and terminal realization. *Computers and Electronics in Agriculture*, 169:105240, 2020.

[57] Zewen Li, Fan Liu, Wenjie Yang, Shouheng Peng, and Jun Zhou. A survey of convolutional neural networks: analysis, applications, and prospects. *IEEE transactions on neural networks and learning systems*, 2021.

[58] Zhuang Liu, Jianguo Li, Zhiqiang Shen, Gao Huang, Shoumeng Yan, and Changshui Zhang. Learning efficient convolutional networks through network slimming. In *Proceedings of the IEEE international conference on computer vision*, pages 2736–2744, 2017.

[59] Shao-Yuan Lo, Hsueh-Ming Hang, Sheng-Wei Chan, and Jing-Jhih Lin. Efficient dense modules of asymmetric convolution for real-time semantic segmentation, 2019.

[60] Timotée Ly-Manson, **Mathieu Léonardon**, Abdeldjalil Aissa El Bey, Ghouti Boukli Hacene, and Lukas Mauch. Analyzing Few-Shot Neural Architecture Search in a Metric-Driven Framework. In *Proceedings of the Third International Conference on Automated Machine Learning, PMLR*, volume 256, pages 1–33, Paris, France, September 2024.

[61] Brendan McMahan and et al. Communication-efficient learning of deep networks from decentralized data. In *Artificial intelligence and statistics*, pages 1273–1282. PMLR, 2017.

[62] Sachin Mehta, Mohammad Rastegari, Anat Caspi, Linda Shapiro, and Hannaneh Hajishirzi. Espnet: Efficient spatial pyramid of dilated convolutions for semantic segmentation, 2018.

[63] Thomas Mensink, Jakob Verbeek, Florent Perronnin, and Gabriela Csurka. Distance-based image classification: Generalizing to new classes at near-zero cost. *IEEE transactions on pattern analysis and machine intelligence*, 35(11):2624–2637, 2013.

[64] A. Mishra, A. J. Raymond, L. G. Amaru, G. Sarkis, C. Leroux, P. Meinerzhagen, A. Burg, and W. J. Gross. A Successive Cancellation Decoder ASIC for a 1024-bit Polar Code in 180nm CMOS. In *IEEE A-SSCC*, November 2012.

[65] Masayuki Miyama. Fpga implementation of 3-bit quantized cnn for semantic segmentation. *Journal of Physics: Conference Series*, 1729(1):012004, 2021.

[66] Pierpaolo Morì, Manoj-Rohit Vemparala, Nael Fasfous, Saptarshi Mitra, Sreetama Sarkar, Alexander Frickenstein, Lukas Frickenstein, Domenik Helms, Naveen Shankar Nagaraja, Walter Stechele, and Claudio Passerone. Accelerating and pruning cnns for semantic segmentation on fpga. In *Proceedings of the 59th ACM/IEEE Design Automation Conference*, DAC '22, pages 145–150, New York, NY, USA, 2022. Association for Computing Machinery.

[67] I. Munina and et al. Anti-jamming gnss receiver design with deep learning. *IEEE Access*, 8, 2020.

[68] Walter Murray and Kien-Ming Ng. An algorithm for nonlinear optimization problems with binary variables. *Computational optimization and applications*, 47(2):257–288, 2010.

[69] H. Nikopour and H. Baligh. Sparse code multiple access. In *International Symposium on Personal, Indoor, and Mobile Radio Communications (PIMRC)*, pages 332–336. IEEE, September 2013.

[70] Alessandro Pappalardo. Xilinx/brevitas, 2021.

[71] Adam Paszke, Abhishek Chaurasia, Sangpil Kim, and Eugenio Culurciello. Enet: A deep neural network architecture for real-time semantic segmentation, 2016.

[72] Rudra P K Poudel, Stephan Liwicki, and Roberto Cipolla. Fast-scnn: Fast semantic segmentation network, 2019.

[73] Xinchi Qiu, Javier Fernandez-Marques, Pedro PB Gusmao, Yan Gao, Titouan Parcollet, and Nicholas Donald Lane. Zerofl: Efficient on-device training for federated learning with local sparsity. *arXiv preprint arXiv:2208.02507*, 2022.

[74] Xinchi Qiu, Titouan Parcollet, Javier Fernandez-Marques, Pedro PB Gusmao, Yan Gao, Daniel J Beutel, Taner Topal, Akhil Mathur, and Nicholas D Lane. A first look into the carbon footprint of federated learning. *Journal of Machine Learning Research*, 24(129):1–23, 2023.

[75] Manon Renault, Hamoud Younes, Hugo Tessier, Ronan Le Roy, Bastien Pasdeloup, and Mathieu Léonardon. Event classification of accelerometer data for industrial package monitoring with embedded deep learning. In *2025 IEEE 49th Annual Computers, Software, and Applications Conference (COMPSAC)*, pages 1671–1676, 2025.

[76] Alex Renda, Jonathan Frankle, and Michael Carbin. Comparing rewinding and fine-tuning in neural network pruning. *arXiv preprint arXiv:2003.02389*, 2020.

[77] Albert Reuther, Peter Michaleas, Michael Jones, Vijay Gadepally, Siddharth Samsi, and Jeremy Kepner. Survey and benchmarking of machine learning accelerators. In *2019 IEEE high performance extreme computing conference (HPEC)*, pages 1–9. IEEE, 2019.

[78] Bernardino Romera-Paredes et al. Mathematical discoveries from program search with large language models. *Nature*, 625:468–475, 2024.

[79] Youki Sada, Masayuki Shimoda, Akira Jinguji, and Hiroki Nakahara. A dataflow pipelining architecture for tile segmentation with a sparse mobilenet on an fpga. In *2019 International Conference on Field-Programmable Technology (ICFPT)*, pages 267–270, 12 2019.

[80] Ilshat Sagitov, Charles Pillet, Alexios Balatsoukas-Stimming, and Pascal Giard. Generalized restart mechanism for successive-cancellation flip decoding of polar codes. *Journal of Signal Processing Systems*, 04 2025.

[81] G. Sarkis, P. Giard, A. Vardy, C. Thibeault, and W. J. Gross. Fast polar decoders: Algorithm and implementation. *IEEE Journal on Selected Areas in Communications (JSAC)*, 32(5):946–957, May 2014.

[82] G. Sarkis, P. Giard, A. Vardy, C. Thibeault, and W. J. Gross. Fast list decoders for polar codes. *IEEE Journal on Selected Areas in Communications (JSAC)*, 34(2):318–328, February 2016.

[83] J. Schreier. On tournament elimination systems. *Mathesis Polska*, 7:154–160, 1932.

[84] Tyler Scott, Karl Ridgeway, and Michael C Mozer. Adapted deep embeddings: A synthesis of methods for k-shot inductive transfer learning. *Advances in Neural Information Processing Systems*, 31, 2018.

[85] Y. Shen, C. Zhang, J. Yang, S. Zhang, and X. You. Low-latency software successive cancellation list polar decoder using stage-located copy. In *International Conference on Digital Signal Processing (DSP)*, pages 84–88. IEEE, October 2016.

[86] Masayuki Shimoda, Youki Sada, and Hiroki Nakahara. Filter-wise pruning approach to fpga implementation of fully convolutional network for semantic segmentation. In Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, and Pedro Diniz, editors, *Applied Reconfigurable Computing*, pages 371–386, Cham, 2019. Springer International Publishing.

[87] Arfon M Smith, Daniel S Katz, Kyle E Niemeyer, FORCE11 Software Citation Working Group, et al. Software citation principles. *PeerJ Computer Science*, 2:e86, 2016.

[88] Y. Sun and et al. Lcxnet: A lightweight deep learning model for gnss interference detection. *Frontiers in Physics*, 2024.

[89] Arne Symons, Linyan Mei, Steven Colleman, Pouya Houshmand, Sebastian Karl, and Marian Verhelst. Towards heterogeneous multi-core accelerators exploiting fine-grained scheduling of layer-fused deep neural networks, 2022.

[90] D. Tabak and G. J. Lipovski. MOVE Architecture in Digital Controllers. *IEEE Journal of Solid-State Circuits*, 1980.

[91] I. Tal and A. Vardy. How to construct polar codes. *IEEE Transactions on Information Theory (TIT)*, 59(10):6562–6582, October 2013.

[92] I. Tal and A. Vardy. List decoding of polar codes. *IEEE Transactions on Information Theory (TIT)*, 61(5):2213–2226, May 2015.

[93] Hidenori Tanaka, Daniel Kunin, Daniel L Yamins, and Surya Ganguli. Pruning neural networks without any data by iteratively conserving synaptic flow. *Advances in Neural Information Processing Systems*, 33:6377–6389, 2020.

[94] Anna Tegon, Thorir Mar Ingolfsson, Xiaying Wang, Luca Benini, and Yawei Li. Femba: Efficient and scalable eeg analysis with a bidirectional mamba foundation model, 2025.

[95] Hugo Tessier. *Convolutional neural networks pruning and its application to embedded vision systems.* Theses, Ecole nationale supérieure Mines-Télécom Atlantique, February 2023.

[96] Hugo Tessier, Vincent Gripon, **Mathieu Léonardon**, Matthieu Arzel, David Bertrand, and Thomas Hannagan. Energy Consumption Analysis of pruned Semantic Segmentation Networks on an Embedded GPU. In *International Conference on System-Integrated Intelligence*, volume 546 of *International Conference on System-Integrated Intelligence*, pages 553–563, Genova, Italy, September 2022. Springer.

[97] Hugo Tessier, Vincent Gripon, **Mathieu Léonardon**, Matthieu Arzel, David Bertrand, and Thomas Hannagan. Investigating the Not-So-Obvious Effects of Structured Pruning. In *ICML 2022 - Hardware-aware efficient training (HAET)*, Baltimore, United States, July 2022.

[98] Hugo Tessier, Vincent Gripon, **Mathieu Léonardon**, Matthieu Arzel, David Bertrand, and Thomas Hannagan. Leveraging Structured Pruning of Convolutional Neural Networks. In *2022 IEEE Workshop on Signal Processing Systems (SiPS)*, pages 1–6, Rennes, France, November 2022.

[99] Hugo Tessier, Vincent Gripon, **Mathieu Léonardon**, Matthieu Arzel, Thomas Hannagan, and David Bertrand. Élagage de réseaux profond de neurones par dégradation sélective des pondérations. In *GRETSI 2022 :*

28ème colloque du Groupement de Recherche en Traitement du Signal et des Images, Nancy, France, September 2022.

[100] Hugo Tessier, Vincent Gripon, **Mathieu Léonardon**, Matthieu Arzel, Thomas Hannagan, and David Bertrand. Rethinking Weight Decay for Efficient Neural Network Pruning. *Journal of Imaging*, 8(3):64, March 2022.

[101] **Mathieu Léonardon**. *Décodage de codes polaires sur des architectures programmables*. Theses, Université de Bordeaux (France) ; Polytechnique Montréal (Québec, Canada), December 2018.

[102] **Mathieu Léonardon**, Adrien Cassagne, Camille Leroux, Christophe Jego, Louis-Philippe Hamelin, and Yvon Savaria. Fast and Flexible Software Polar List Decoders. *Journal of Signal Processing Systems*, January 2019.

[103] **Mathieu Léonardon** and Vincent Gripon. Using Deep Neural Networks to Predict and Improve the Performance of Polar Codes. In *ISTC 2021: 11th IEEE International Symposium on Topics in Coding*, Montréal, Canada, August 2021.

[104] **Mathieu Léonardon**, Camille Leroux, David Binet, J. M Pierre Langlois, Christophe Jego, and Yvon Savaria. Custom Low Power Processor for Polar Decoding. In *2018 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, May 2018.

[105] **Mathieu Léonardon**, Camille Leroux, Pekka Jaaskelainen, Christophe Jego, and Yvon Savaria. Transport Triggered Polar Decoders. In *2018 IEEE 10th International Symposium on Turbo Codes & Iterative Information Processing (ISTC)*, pages 1–5, Hong Kong, Hong Kong SAR China, December 2018. IEEE.

[106] T. Tonnellier, C. Leroux, B. Le Gal, B. Gadat, C. Jégo, and N. Van Wambeke. Lowering the error floor of turbo codes with CRC verification. *IEEE Wireless Communications Letters (WCL)*, 5(4):404–407, August 2016.

[107] T. Tonnellier, C. Leroux, B. Le Gal, C. Jégo, B. Gadat, and N. Van Wambeke. Hardware architecture for lowering the error floor of LTE turbo codes. In *Design and Architectures for Signal and Image Processing Conference (DASIP)*, pages 107–112. IEEE, October 2016.

[108] T. Tonnellier, C. Leroux, B. Le Gal, C. Jégo, B. Gadat, and N. Van Wambeke. Lowering the error floor of double-binary turbo codes: The flip and check algorithm. In *International Symposium on Turbo Codes and Iterative Information Processing (ISTC)*, pages 156–160. IEEE, September 2016.

[109] P. Trifonov. Efficient design and decoding of polar codes. *IEEE Transactions on Communications (TCOM)*, 60(11):3221–3227, November 2012.

[110] Yaman Umuroglu, Nicholas J Fraser, Giulio Gambardella, Michaela Blott, Philip Leong, Magnus Jahre, and Kees Vissers. FINN: A framework for fast, scalable binarized neural network inference. In *Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, pages 65–74, 2017.

[111] Oriol Vinyals, Charles Blundell, Timothy Lillicrap, Daan Wierstra, et al. Matching networks for one shot learning. In *Advances in neural information processing systems*, volume 29, 2016.

[112] Yu Wang, Quan Zhou, and Xiaofu Wu. Esnet: An efficient symmetric network for real-time semantic segmentation, 2019.

[113] Karl Weiss, Taghi M Khoshgoftaar, and DingDing Wang. A survey of transfer learning. *Journal of Big data*, 3(1):1–40, 2016.

[114] Ross Wightman, Hugo Touvron, and Herve Jegou. Resnet strikes back: An improved training procedure in timm. In *NeurIPS 2021 Workshop on ImageNet: Past, Present, and Future*, 2021.

[115] Xiaowei Xu, Xinyi Zhang, Bei Yu, Xiaobo Sharon Hu, Christopher Rowen, Jingtong Hu, and Yiyu Shi. DAC-SDC Low Power Object Detection Challenge for UAV Applications. *IEEE Transactions on Pattern Analysis and Machine Intelligence*, 43(2):392–403, 2021.

[116] Li Yang, Zhezhi He, and Deliang Fan. A fully onchip binarized convolutional neural network fpga impelmentation with accurate inference. In *Proceedings of the International Symposium on Low Power Electronics and Design*, pages 1–6, 2018.

[117] Hamoud Younes, Hugo Le Blevec, **Mathieu Léonardon**, and Vincent Gripon. Inter-Operability of Compression Techniques for Efficient Deployment of CNNs on Microcontrollers. In *Advances in System-Integrated Intelligence*, volume 546 of *Lecture Notes in Networks and Systems book series (LNNS)*, pages 543–552, Genova, Italy, September 2022. Springer International Publishing.

[118] Mengqi Yu, Hongzhi Huang, Hong Liu, Shuyi He, Fei Qiao, Li Luo, Fugui Xie, Xin-Jun Liu, and Huazhong Yang. Optimizing fpga-based convolutional encoder-decoder architecture for semantic segmentation. In *2019 IEEE 9th Annual International Conference on CYBER Technology in Automation, Control, and Intelligent Systems (CYBER)*, pages 1436–1440, 2019.

[119] Jinming Zhang, Lifu Cheng, Cen Li, Yongfu Li, Guanghui He, Ningyi Xu, and Yong Lian. A low-latency fpga implementation for real-time

object detection. In *2021 IEEE International Symposium on Circuits and Systems (ISCAS)*, pages 1–5. IEEE, 2021.

[120] Xiao-Wei Zhang, Lei Zuo, Ming Li, and Jian-Xin Guo. High-throughput fpga implementation of matrix inversion for control systems. *IEEE Transactions on Industrial Electronics*, 68(7):6205–6214, 2021.