



Fig. 2. Block diagram of the improved decoder architecture.