#### **Features**

- High Performance RF-CMOS 2.4GHz radio transceiver targeted for IEEE<sup>®</sup> 802.15.4, ZigBee<sup>®</sup>, RF4CE, 6LoWPAN, and ISM applications
- · Industry leading link budget:
  - Receiver sensitivity -101dBm
  - Programmable TX output power from -17dBm up to +4dBm
- Ultra-low current consumption:

- DEEP\_SLEEP = 0.02μA - TRX\_OFF = 300μA

-  $RX_ON$  = 11.8mA (LISTEN)

- Smart Receiving Techniques enable further current reduction in LISTEN mode between 10 to 50% from 11.8mA
- Desensitation will enable further reduction up to 1mA
- BUSY\_TX = 13.8mA (at max. transmit power)
- Ultra-low supply voltage (1.8V to 3.6V) with internal regulator
- · Support for coin cell operation
- · Optimized for low BoM Cost and ease of production:
  - Few external components necessary (crystal, capacitors and antenna)
- · Easy to use interface:
  - Registers, frame buffer, and AES accessible through fast SPI
  - Only two microcontroller GPIO lines necessary
  - One interrupt pin from radio transceiver
  - Clock output with prescaler from radio transceiver
- · Radio transceiver features:
  - 128-byte FIFO (SRAM) for data buffering
  - Fully integrated, fast settling PLL to support Frequency Hopping
  - Supports 500kHz channel spacing
  - Battery monitor and Fast Wake-Up Time < 0.4msec
- Special IEEE 802.15.4<sup>™</sup>-2011 hardware support:
  - FCS computation and Clear Channel Assessment
  - RSSI measurement, Energy Detection and Link Quality Indication
- MAC hardware accelerator:
  - Automated acknowledgement, CSMA-CA and retransmission
  - Automatic address filtering
  - Automated FCS check
- Extended feature set hardware support:
  - AES 128-bit hardware accelerator
  - Antenna Diversity and RX/TX indication
  - Supported PSDU data rates: 250kb/s, 500kb/s, 1000kb/s and 2000kb/s
  - True Random Number Generation for security application
  - Reduced Power Consumption modes
  - Time and phase measurement support
- Industrial temperature range:
  - -40°C to +85°C
- I/O and packages:
  - 32-pin Low-Profile QFN Package 5 x 5 x 0.9mm³
  - RoHS/Fully Green
- Compliant to EN 300 328/440, FCC-CFR-47 Part 15, ARIB STD-66, RSS-210
- Compliant to IEEE 802.15.4-2003/2006/2011






Low Power, 2.4GHz Transceiver for ZigBee, RF4CE, IEEE 802.15.4, 6LoWPAN, and ISM Applications

**AT86RF233** 



# 1 Pin-out Diagram

Figure 1-1. Atmel AT86RF233 Pin-out Diagram.



Note: 1. The exposed paddle is electrically connected to the die inside the package. It shall be soldered to the board to ensure electrical and thermal contact and good mechanical stability.

# 1.1 Pin Descriptions

Table 1-1. Atmel AT86RF233 Pin Description.

Pins	Name	Туре	Description
1	DIG3	Digital output (Ground)	1. RX/TX Indicator, see Section 11.5
			2. If disabled, pull-down enabled (AVSS)
2	DIG4	Digital output (Ground)	1. RX/TX Indicator (DIG3 inverted), see Section 11.5
			2. If disabled, pull-down enabled (AVSS)
3	AVSS	Ground	Ground for RF signals
4	RFP	RF I/O	Differential RF signal
5	RFN	RF I/O	Differential RF signal
6	AVSS	Ground	Ground for RF signals
7	DVSS	Ground	Digital ground
8	/RST	Digital input	Chip reset; active low
9	DIG1	Digital output (Ground)	1. Antenna Diversity RF switch control, see Section 11.4
			2. If disabled, pull-down enabled (DVSS)
10	DIG2	Digital output (Ground)	1. Antenna Diversity RF switch control (DIG1 inverted), see Section 11.4
			2. RX Frame Time Stamping, see Section 11.6
			3. TX Frame Time Stamping, see Section 11.6
4.4	OLD TD	D: 11 11 1	4. If functions disabled, pull-down enabled (DVSS)
11	SLP_TR	Digital input	Controls sleep, deep sleep, transmit start, receive states; active high, see Section 6.6
12	DVSS	Ground	Digital ground
13, 14	DVDD	Supply	Regulated 1.8V voltage regulator output or regulated voltage input; digital domain, see Section 9.4
15	DEVDD	Supply	External supply voltage; digital domain
16	DVSS	Ground	Digital ground
17	CLKM	Digital output	Master clock signal output; low if disabled, see Section 9.6
18	DVSS	Ground	Digital ground
19	SCLK	Digital input	SPI clock
20	MISO	Digital output	SPI data output (master input slave output)
21	DVSS	Ground	Digital ground
22	MOSI	Digital input	SPI data input (master output slave input)
23	/SEL	Digital input	SPI select, active low
24	IRQ	Digital output	1. Interrupt request signal; active high or active low; configurable, see Section 6.7
			2. Frame Buffer Empty Indicator; active high, see Section 11.7
25	XTAL2	Analog input	Crystal pin, see Section 9.6
26	XTAL1	Analog input	Crystal pin or external clock supply, see Section 9.6
27	AVSS	Ground	Analog ground
28	EVDD	Supply	External supply voltage, analog domain
29	AVDD	Supply	Regulated 1.8V voltage regulator; analog domain, see Section 9.4
30, 31, 32	AVSS	Ground	Analog ground
Paddle	AVSS	Ground	Analog ground; Exposed paddle of QFN package





## 1.2 Analog and RF Pins

#### 1.2.1 Supply and Ground Pins

#### **EVDD, DEVDD**

EVDD and DEVDD are analog and digital supply voltage pins of the Atmel® AT86RF233 radio transceiver.

#### AVDD, DVDD

AVDD and DVDD are outputs of the internal voltage regulators and require bypass capacitors for stable operation. The voltage regulators are controlled independently by the radio transceivers state machine and are activated depending on the current radio transceiver state. The voltage regulators can be configured for external supply; for details, refer to Section 9.4.

#### **AVSS, DVSS**

AVSS and DVSS are analog and digital ground pins respectively. The analog and digital power domains should be separated on the PCB.

#### **1.2.2 RF Pins**

## RFN, RFP

A differential RF port (RFP/RFN) provides common-mode rejection to suppress the switching noise of the internal digital signal processing blocks. At board-level, the differential RF layout ensures high receiver sensitivity by reducing spurious emissions originated from other digital ICs such as a microcontroller.

The RF port is designed for a  $100\Omega$  differential load. A DC path between the RF pins is allowed; a DC path to ground or supply voltage is not allowed.

A simplified schematic of the RF front end is shown in Figure 1-2.

PCB AT86RF233

RX

PA

TX

O.9V O CM

Feedback

Figure 1-2. Simplified RF Front-end Schematic.

The RF port DC values depend on the operating state; refer to Chapter 7. In TRX\_OFF state, when the analog front-end is disabled (see Section 7.1.2.5), the RF pins are pulled to ground, preventing a floating voltage larger than 1.8V which is not allowed for the internal circuitry.

In transmit mode, a control loop provides a common-mode voltage of 0.9V. Transistor M0 is off, allowing the PA to set the common-mode voltage. The common-mode capacitance at each pin to ground shall be < 30pF to ensure the stability of this common-mode feedback loop.

In receive mode, the RF port provides a low-impedance path to ground when transistor M0, (see Figure 1-2) pulls the inductor center tap to ground. A DC voltage drop of 20mV across the on-chip inductor can be measured at the RF pins.

#### 1.2.3 Crystal Oscillator Pins

## XTAL1, XTAL2

The pin 26 (XTAL1) of Atmel AT86RF233 is the input of the reference oscillator amplifier (XOSC), the pin 25 (XTAL2) is the output. A detailed description of the crystal oscillator setup and the related XTAL1/XTAL2 pin configuration can be found in Section 9.6.

When using an external clock reference signal, XTAL1 shall be used as input pin. For further details, refer to Section 9.6.3.

#### 1.2.4 Analog Pin Summary

Table 1-2. Analog Pin Behavior – DC values.

Pin	Values and Conditions	Comments		
RFP/RFN	V <sub>DC</sub> = 0.9V (BUSY_TX)	DC level at pins RFP/RFN for various transceiver states.		
	V <sub>DC</sub> = 20mV (receive states) V <sub>DC</sub> = 0mV (otherwise)	AC coupling is required if a circuitry with a DC path to ground or supply is used. Serial capacitance and capacitance of each pin to ground must be < 30pF.		
XTAL1/XTAL2	$V_{\rm DC}$ = 0.9V at both pins	DC level at pins XTAL1/XTAL2 for various transceiver states.		
	$C_{PAR} = 3pF$	Parasitic capacitance ( $C_{\text{PAR}}$ ) of the pins must be considered as additional load capacitance to the crystal.		
DVDD	V <sub>DC</sub> = 1.8V (all states, except SLEEP and DEEP_SLEEP) V <sub>DC</sub> = 0mV (otherwise)	DC level at pin DVDD for various transceiver states.  Supply pins (voltage regulator output) for the digital 1.8V voltage domain. The outputs shall be bypassed by 100nF.		
AVDD	V <sub>DC</sub> = 1.8V (all states, except P_ON, SLEEP, DEEP_SLEEP, RESET, and TRX_OFF) V <sub>DC</sub> = 0mV (otherwise)	DC level at pin AVDD for various transceiver states.  Supply pin (voltage regulator output) for the analog 1.8V voltage domain. The outputs shall be bypassed by 100nF.		





## 1.3 Digital Pins

The Atmel AT86RF233 provides a digital microcontroller interface. The interface comprises a slave SPI (/SEL, SCLK, MOSI, and MISO) and additional control signals (CLKM, IRQ, SLP\_TR, /RST, and DIG2). The microcontroller interface is described in detail in Chapter 6.

Additional digital output signals DIG1, ..., DIG4 are provided to control external blocks, that is for Antenna Diversity RF switch control or as an RX/TX Indicator, see Section 11.4 and Section 11.5 respectively.

## 1.3.1 Driver Strength Settings

The driver strength of all digital output pins (MISO, IRQ, DIG1, ..., DIG4) and CLKM pin are fixed. The capacitive load should be as small as possible as, not larger than 50pF.

#### 1.3.2 Pull-up and Pull-down Configuration

Pulling transistors are internally connected to all digital input pins in radio transceiver states P\_ON (including reset during P\_ON) and DEEP\_SLEEP, refer to Section 7.1.2.1 and Section 7.1.2.4.

Table 1-3 summarizes the pull-up and pull-down configuration.

Table 1-3. Pull-Up / Pull-Down Configuration of Digital Input Pins.

Pin	H ≙ pull-up, L ≙ pull-down
/RST	Н
/SEL	Н
SCLK	L
MOSI	L
SLP_TR <sup>(1)</sup>	L

Note: 1. Except SLP\_TR pin for DEEP\_SLEEP state.

In all other radio transceiver states, including RESET, no pull-up or pull-down transistors are connected to any of the digital input pins mentioned in Table 1-3.

Note: 2. In all other states, external circuitry should guaranty defined levels at all input pins. Floating input pins may cause unexpected functionality and increased power consumption, for example in SLEEP state.

If the additional digital output signals DIG1, ..., DIG4 are not activated, these pins are pulled-down to digital ground (DIG1/DIG2) or analog ground (DIG3/DIG4).

## 2 Disclaimer

Typical values contained in this datasheet are based on simulations and testing. Minimum and maximum values are available when the radio transceiver has been fully characterized.

## 3 Overview

The Atmel AT86RF233 is a feature rich, extremely low-power 2.4GHz radio transceiver designed for industrial and consumer ZigBee/IEEE 802.15.4, RF4CE, 6LoWPAN, and high data rate 2.4GHz ISM band applications.

The AT86RF233 is a true SPI-to-antenna solution. All RF-critical components except the antenna, crystal, and de-coupling capacitors are integrated on-chip. MAC and AES hardware accelerators improve overall system power efficiency and timing. Therefore, the AT86RF233 is particularly suitable for applications like:

- 2.4GHz IEEE 802.15.4 and ZigBee systems
- RF4CE systems
- Energy Harvesting systems
- 6LoWPAN systems
- · Wireless sensor networks
- Industrial Control
- · Residential and commercial automation
- · Health care
- · Consumer electronics
- PC peripherals

The AT86RF233 can be operated by using an external microcontroller like Atmel  $AVR^{@}$  microcontrollers. A comprehensive software programming description can be found in reference [7].






## **4 General Circuit Description**

The Atmel AT86RF233 single-chip radio transceiver provides a complete radio transceiver interface between an antenna and a microcontroller. It comprises the analog radio, digital modulation and demodulation including time and frequency synchronization, as well as data buffering. A single 128-byte TRX buffer stores receive or transmit data. Communication between transmitter and receiver is based on direct sequence spread spectrum with different modulation schemes and spreading codes.

The AT86RF233 block diagram is shown in Figure 4-1.

Figure 4-1. AT86RF233 Block Diagram.



The number of external components is minimized such that only the antenna, the crystal and decoupling capacitors are required. The bidirectional differential antenna pins (RFP, RFN) are used for transmission and reception, thus no external antenna switch is needed. Control of an external power amplifier is supported by two digital control signals (differential operation).

The received RF signal at pin 5 (RFN) and pin 6 (RFP) is differentially fed through the low-noise amplifier (LNA) to the RF filter (PPF) to generate a complex signal, driving the integrated channel filter (BPF). The limiting amplifier provides sufficient gain to drive the succeeding analog-to-digital converter (ADC) and generates a digital RSSI signal. The ADC output signal is sampled by the digital base band receiver (RX BBP).

The transmit modulation scheme is offset-QPSK (O-QPSK) with half-sine pulse shaping and 32-length block coding (spreading) according to [1], [2] and [3]. The modulation signal is generated in the digital transmitter (TX BBP) and applied to the fractional-N frequency synthesis (PLL), to ensure the coherent phase modulation required for demodulation of O-QPSK signals. The frequency-modulated signal is fed to the power amplifier (PA).

Two on-chip low-dropout voltage regulators (A|DVREG) provide regulated analog and digital 1.8V supply outputs.

An internal 128-byte RAM for RX and TX (Frame Buffer) buffers the data to be transmitted or the received data.

The configuration of the Atmel AT86RF233, reading and writing of Frame Buffer is controlled by the SPI interface and additional control lines.

The AT86RF233 further contains comprehensive hardware-MAC support (Extended Operating Mode) and a security engine (AES) to improve the overall system power efficiency and timing. The stand-alone 128-bit AES engine can be accessed in parallel to all PHY operational transactions and states using the SPI interface, except during SLEEP and DEEP\_SLEEP states.

For applications not necessarily targeting IEEE 802.15.4 compliant networks, the radio transceiver also supports alternative data rates up to 2000kb/s.

For long-range applications or to improve the reliability of a RF connection the RF performance can further be improved by using an external RF front-end or Antenna Diversity. Both operation modes are supported by the AT86RF233 with dedicated control pins DIG1, ..., DIG4 without the interaction of the microcontroller.

Additional features of the Extended Feature Set, see Chapter 11, are provided to simplify the interaction between radio transceiver and microcontroller.






## **5 Application Schematic**

## **5.1 Basic Application Schematic**

A basic application schematic of the Atmel AT86RF233 with a single-ended RF connector is shown in Figure 5-1. The  $50\Omega$  single-ended RF input is transformed to the  $100\Omega$  differential RF port impedance using balun B1. The capacitors C1 and C2 provide AC coupling of the RF input to the RF port, optional capacitor C4 improves matching if required.

Figure 5-1. Basic Application Schematic.



The power supply decoupling capacitors (CB2, CB4) are connected to the external analog supply pin 28 (EVDD) and external digital supply pin 15 (DEVDD). Capacitors CB1 and CB3 are bypass capacitors for the integrated analog and digital voltage regulators to ensure stable operation. All bypass capacitors should be placed as close as possible to the pins and should have a low-resistance and low-inductance connection to ground to achieve the best performance.

The crystal (XTAL), the two load capacitors (CX1, CX2), and the internal circuitry connected to pins XTAL1 and XTAL2 form the crystal oscillator. To achieve the best accuracy and stability of the reference frequency, large parasitic capacitances should be avoided. Crystal lines should be routed as short as possible and not in proximity of digital I/O signals. This is especially required for the High Data Rate Modes; refer to Section 11.3.

Crosstalk from digital signals on the crystal pins or the RF pins can degrade the system performance. Therefore, a low-pass filter (C3, R1) is placed close to the Atmel AT86RF233 CLKM output pin to reduce the emission of CLKM signal harmonics. This is not needed if pin 17 (CLKM) is not used as a microcontroller clock source. In this case, pin 17 (CLKM) output should be disabled during device initialization.

The ground plane of the application board should be separated into four independent fragments: the analog, the digital, the antenna, and the XTAL ground plane. The exposed paddle shall act as the reference point of the individual grounds.

Note:

1. The pins DIG1, DIG2, DIG3, and DIG4 are connected to ground in the Basic Application Schematic; refer to Figure 5-1. Special programming of these pins requires a different schematic; refer to Section 5.2.

Table 5-1. Exemplary Bill of Materials (BoM) for Basic Application Schematic.

Symbol	Description	Value	Manufacturer	Part Number	Comment	
B1	SMD balun	2.45GHz	Wuerth	748421245	2.45GHz Balun	
B1 (alternatively)	SMD balun / filter	2.45GHz	Johanson Technology	2450BM15A0015	2.45GHz Balun / Filter	
CB1 CB3	LDO VREG bypass capacitor	100nF	Generic		X7R 10% 16\( (0402)	V
CB2 CB4	Power supply decoupling	1μF	AVX Murata	0603YD105KAT2A GRM188R61C105KA12D	X5R 10% 16\( (0603)	<b>&gt;</b>
CX1, CX2	Crystal load capacitor	12pF	AVX Murata	06035A120JA GRM1555C1H120JA01D	COG 5% 50 <sup>1</sup> (0402)	<b>&gt;</b>
C1, C2	RF coupling capacitor	22pF	Murata Epcos AVX	GRM1555C1H220JA01J B37920 06035A220JAT2A	C0G 5% 50\ (0402 or 0603)	<
C3	CLKM low-pass filter capacitor	2.2pF	AVX Murata	06035A229DA GRP1886C1H2R0DA01	COG ±0.5pF 50\((0603)	
C4 (optional)	RF matching				Designed for f <sub>CLKM</sub> = 1MH Value depends on fina PCB implementation	
R1	CLKM low-pass filter resistor	680Ω			Designed for f <sub>CLKM</sub> = 1MH	<del>I</del> z
XTAL	Crystal	CX-4025 16MHz SX-4025 16MHz	ACAL Taitjen Siward	XWBBPL-F-1 A207-011		






## 5.2 Extended Feature Set Application Schematic

The Atmel AT86RF233 supports additional features like:

<ul> <li>Security Module (AES)</li> </ul>		Section 11.1
<ul> <li>Random Number Generator</li> </ul>		Section 11.2
<ul> <li>High Data Rate Modes</li> </ul>		Section 11.3
<ul> <li>Antenna Diversity</li> </ul>	uses pins DIG1(/2)	Section 11.4
<ul> <li>RX/TX Indicator</li> </ul>	uses pins DIG3/4	Section 11.5
<ul> <li>RX and TX Frame Time Stamping</li> </ul>	g (TX_ARET)	
	uses pin DIG2	Section 11.6
<ul> <li>Frame Buffer Empty Indicator</li> </ul>	uses pin IRQ	Section 11.7
<ul> <li>Dynamic Frame Buffer Protection</li> </ul>		Section 11.8
<ul> <li>Alternate Start-Of-Frame Delimite</li> </ul>	er	Section 11.9
<ul> <li>Reduced Power Consumption Mc</li> </ul>	ode (RPC)	Section 11.10
<ul> <li>TOM Measurements</li> </ul>		Section 11.11
<ul> <li>Phase Difference Measurement</li> </ul>		Section 11.12

An extended feature set application schematic illustrating the use of the AT86RF233 Extended Feature Set, see Chapter 11, is shown in Figure 5-2. Although this example shows all additional hardware features combined, it is possible to use all features separately or in various combinations.

Figure 5-2. Extended Feature Application Schematic.



In this example, a balun (B1) transforms the differential RF signal at the Atmel AT86RF233 radio transceiver RF pins (RFP/RFN) to a single ended RF signal, similar to the Basic Application Schematic; refer to Figure 5-1. During receive mode the radio transceiver searches for the most reliable RF signal path using the Antenna Diversity algorithm. One antenna is selected (SW2) by the Antenna Diversity RF switch control pin 9 (DIG1), refer to Section 11.4.

The RX signal is amplified by an optional low-noise amplifier (N2) and fed to the radio transceiver using the RX/TX switch (SW1). During transmit mode the AT86RF233 TX signal is amplified using an external PA (N1) and fed to the antennas via an RF switch (SW2). These switches are controlled by the RX/TX Indicator, represented by the differential pin pair DIG3/DIG4, refer to Section 11.5.

RX and TX Frame Time stamping is implemented through pin 10 (DIG2), refer to Section 11.6.

The Security Module (AES), Random Number Generator, High Data Rate Modes, Frame Buffer Empty Indicator, Dynamic Frame Buffer Protection, Alternate Start-Of-Frame Delimiter or Reduced Power Consumption Mode (RPC) do not require specific circuitry to operate, for details refer to Section 11.1, Section 11.2, Section 11.3, Section 11.7, Section 11.8, Section 11.9 and Section 11.10.




## **6 Microcontroller Interface**

#### 6.1 Overview

This section describes the Atmel AT86RF233 to microcontroller interface. The interface comprises a slave SPI and additional control signals; see Figure 6-1. The SPI timing and protocol are described below.

Figure 6-1. Microcontroller to AT86RF233 Interface.



Microcontrollers with a master SPI such as Atmel AVR family interface directly to the AT86RF233. The SPI is used for register, Frame Buffer, SRAM and AES access. The additional control signals are connected to the GPIO/IRQ interface of the microcontroller. Table 6-1 introduces the radio transceiver I/O signals and their functionality.

Table 6-1. Signal Description of Microcontroller Interface.

Signal	Description				
/SEL	SPI select signal, active low				
MOSI	SPI data (master output slave input) signal				
MISO	SPI data (master input slave output) signal				
SCLK	SPI clock signal				
CLKM	Optional, Clock output, refer to Section 9.6.4, usable as: - microcontroller clock source and/or MAC timer reference - high precision timing reference				
IRQ	Interrupt request signal, further used as: - Frame Buffer Empty indicator, refer to Section 11.7				
SLP_TR	Multi purpose control signal (functionality is state dependent, see Section 6.6):  - Sleep/Wakeup enable/disable SLEEP state  - Sleep/Wakeup enable/disable DEEP_SLEEP state  - TX start BUSY_TX_(ARET) state				
/RST	AT86RF233 reset signal, active low				
DIG2	Optional, - IRQ_2 (RX_START) for RX Frame Time Stamping, see Section 11.6 - Signals frame transmit within TX_ARET mode for TX Time Stamping				

## 6.2 SPI Timing Description

Pin 17 (CLKM) can be used as a microcontroller master clock source. If the microcontroller derives the SPI master clock (SCLK) directly from CLKM, the SPI operates in synchronous mode, otherwise in asynchronous mode.

In asynchronous mode, the maximum SCLK frequency  $f_{async}$  is limited to 7.5MHz. The signal at pin 17 (CLKM) is not required to derive SCLK and may be disabled to reduced power consumption and spurious emissions.

Figure 6-2 and Figure 6-3 illustrate the SPI timing and introduces its parameters. The corresponding timing parameter definitions  $t_1 - t_9$  are defined in Section 12.4.

Figure 6-2. SPI Timing, Global Map and Definition of Timing Parameters t<sub>5</sub>, t<sub>6</sub>, t<sub>8</sub>, t<sub>9</sub>.





Figure 6-3. SPI Timing, Detailed Drawing of Timing Parameters t<sub>1</sub> to t<sub>4</sub>.



The SPI is based on a byte-oriented protocol and is always a bidirectional communication between the master and slave. The SPI master starts the transfer by asserting /SEL = L. Then the master generates eight SPI clock cycles to transfer one byte to the radio transceiver (via MOSI). At the same time, the slave transmits one byte to the master (via MISO). When the master wants to receive one byte of data from the slave, it must also transmit one byte to the slave. All bytes are transferred with the MSB first. An SPI transaction is finished by releasing /SEL = H.

An SPI register access consists of two bytes, a Frame Buffer or SRAM access of at least two or more bytes as described in Section 6.3.

/SEL = L enables the MISO output driver of the Atmel AT86RF233. The MSB of MISO is valid after  $t_1$  (see Section 12.4) and is updated on each SCLK falling edge. If the driver is disabled, there is no internal pull-up transistor connected to it. Driving the appropriate signal level must be ensured by the master device or an external pull-up resistor.





Note: 1. When both /SEL and /RST are active, the MISO output driver is also enabled.

Referring to Figure 6-2 and Figure 6-3, Atmel AT86RF233 MOSI is sampled at the rising edge of the SCLK signal and the output is set at the falling edge of SCLK. The signal must be stable before and after the rising edge of SCLK as specified by  $t_3$  and  $t_4$ , refer to Section 12.4 parameters.

This SPI operational mode is commonly known as "SPI mode 0".

#### 6.3 SPI Protocol

Each SPI sequence starts with transferring a command byte from the SPI master via MOSI (see Table 6-2) with the MSB first. This command byte defines the SPI access mode and additional mode-dependent information.

Table 6-2. SPI Command Byte Definition.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access Mode	Access Type
1	0			Register a	ddress [5:0]		Register access	Read access	
1	1			Register a	ddress [5:0]				Write access
0	0	1			Reserved		Frame Buffer access	Read access	
0	1	1			Reserved			Write access	
0	0	0	Reserved					SRAM access	Read access
0	1	0			Reserved				Write access

Each SPI transfer returns bytes back to the SPI master on MISO output pin. The content of the first byte (see value "PHY\_STATUS" in Figure 6-4 to Figure 6-14) is set to zero after reset. To transfer status information of the radio transceiver to the microcontroller, the content of the first byte can be configured with register bits SPI\_CMD\_MODE (register 0x04, TRX\_CTRL\_1). For details, refer to Section 6.4.1.

Note: 1. Return values on MISO stated as XX shall be ignored by the microcontroller.

The different access modes are described within the following sections.

## 6.3.1 Register Access Mode

Register Access Mode is used to read and write AT86RF233 regsisters (register address from 0x00 up to 0x3F).

A register access mode is a two-byte read/write operation initiated by /SEL = L. The first transferred byte on MOSI is the command byte including an identifier bit (bit[7] = 1), a read/write select bit (bit[6]), and a 6-bit register address.

On read access, the content of the selected register address is returned in the second byte on MISO (see Figure 6-4).

Figure 6-4. Packet Structure - Register Read Access.


	•	byt	e 1 (command byte) —	→ byte 2 (data byte)  →
MOSI	1	0	ADDRESS[5:0]	XX
MISO		F	PHY_STATUS <sup>(1)</sup>	READ DATA[7:0]

Note: 1. Each SPI access can be configured to return radio controller status information (PHY STATUS) on MISO, for details refer to Section 6.4.

17

On write access, the second byte transferred on MOSI contains the write data to the selected address (see Figure 6-5).


Figure 6-5. Packet Structure - Register Write Access.



Each register access must be terminated by setting /SEL = H.

Figure 6-6 illustrates a typical SPI sequence for a register access sequence for write and read respectively.

Figure 6-6. Example SPI Sequence – Register Access Mode.



### 6.3.2 Frame Buffer Access Mode

Frame Buffer Access Mode is used to read and write Atmel AT86RF233 frame buffer. The frame buffer address is always reset to zero and incremented to access PSDU, LQI, ED and RX\_STATUS data.

The Frame Buffer can hold up to 128-byte of one PHY service data unit (PSDU) IEEE 802.15.4 data frame. A detailed description of the Frame Buffer can be found in Section 9.3. An introduction to the IEEE 802.15.4 frame format can be found in Section 8.1.

Each access starts with /SEL = L followed by a command byte on MOSI. Each frame read or write access command byte is followed by the PHR data byte, indicating the frame length, followed by the PSDU data, see Figure 6-7 and Figure 6-8.


In Frame Buffer Access Mode during buffer reads, the PHY header (PHR) and the PSDU data are transferred via MISO following PHY\_STATUS byte. Once the PSDU data is uploaded, three more bytes are transferred containing the link quality indication (LQI) value, the energy detection (ED) value, and the status information (RX\_STATUS) of the received frame, for LQI details refer to Section 8.7. The Figure 6-7 illustrates the packet structure of a Frame Buffer read access.

Note: 1. The frame buffer read access can be terminated immediately at any time by setting pin 23 (/SEL) = H, for example after reading the PHR byte only.






Figure 6-7. Packet Structure - Frame Read Access.



The structure of RX\_STATUS is described in Table 6-3.


Table 6-3. Structure of RX STATUS.



Note: 2. More information to RX\_CRC\_VALID, see Section 8.3.5, and to TRAC\_STATUS, see Section 7.2.6.

On frame buffer write access the second byte transferred on MOSI contains the frame length (PHR field) followed by the payload data (PSDU) as shown by Figure 6-8.

Figure 6-8. Packet Structure - Frame Write Access.



The number of bytes *n* for one frame buffer access is calculated as follows:

**Read Access**:  $n = 5 + frame\_length$ 

[PHY\_STATUS, PHR byte, PSDU data, LQI, ED, and RX\_STATUS]

**Write Access**:  $n = 2 + frame\_length$ 


[command byte, PHR byte, and PSDU data]

The maximum value of *frame\_length* is 127 bytes. That means that  $n \le 132$  for Frame Buffer read and  $n \le 129$  for Frame Buffer write accesses.

Each read or write of a data byte automatically increments the address counter of the Frame Buffer until the access is terminated by setting /SEL = H. A Frame Buffer read access can be terminated at any time without any consequences by setting /SEL = H, for example after reading the frame length byte only. A successive Frame Buffer read operation starts again with the PHR field.

The content of the Atmel AT86RF233 Frame Buffer is overwritten by a new received frame or a Frame Buffer write access.

Figure 6-9 and Figure 6-10 illustrate an example SPI sequence of a Frame Buffer access to read a frame with 2-byte PSDU and write a frame with 4-byte PSDU.



Access violations during a Frame Buffer read or write access are indicated by interrupt IRQ 6 (TRX UR). For further details, refer to Section 9.3.

Notes:

- 1. The Frame Buffer is shared between RX and TX operations, the frame data is overwritten by freshly received data frames. If an existing TX payload data frame is to be retransmitted, it must be ensured that no TX data is overwritten by newly received RX data.
- 2. To avoid overwriting during receive *Dynamic Frame Buffer Protection* can be enabled, refer to Section 11.8.
- 3. For exceptions, receiving acknowledgement frames in Extended Operating Mode (TX\_ARET) refer to Section 7.2.4.

#### 6.3.3 SRAM Access Mode

The SRAM access mode is used to read and write Atmel AT86RF233 frame buffer beginning with a specified byte address. It enables to access dedicated buffer data directly from a desired address without a need of incrementing the frame buffer from the top.

The SRAM access mode allows accessing dedicated bytes within the Frame Buffer or AES address space, refer to Section 11.1. This may reduce the SPI traffic.

During frame receive, after occurrence of IRQ\_2 (RX\_START), an SRAM access can be used to upload the PHR field while preserving Dynamic Frame Buffer Protection, see Section 11.8.

Each SRAM access starts with /SEL = L. The first transferred byte on MOSI shall be the command byte and must indicate an SRAM access mode according to the definition in Table 6-2. The following byte indicates the start address of the write or read access.

SRAM address space:

Frame Buffer: 0x00 to 0x7FAES: 0x82 to 0x94





On SRAM read access, one or more bytes of read data are transferred on MISO starting with the third byte of the access sequence; refer to Figure 6-11.

Figure 6-11. Packet Structure – SRAM Read Access.



On SRAM write access, one or more bytes of write data are transferred on MOSI starting with the third byte of the access sequence; refer to Figure 6-12. Do not attempt to read or write bytes beyond the SRAM buffer size.


Figure 6-12. Packet Structure – SRAM Write Access.

	→ byte 1 (command byte) →	→ byte 2 (address) → ▶	→ byte 3 (data byte) → ▶		→ byte <i>n</i> -1 (data byte) →	→ byte n (data byte) → ▶
MOSI	0 1 0 reserved[4:0]	ADDRESS[7:0]	DATA[7:0]	•••	DATA[7:0]	DATA[7:0]
MISO	PHY_STATUS	XX	XX	•••	XX	XX

As long as /SEL = L, every subsequent byte read or byte write increments the address counter of the Frame Buffer until the SRAM access is terminated by /SEL = H.

Figure 6-13 and Figure 6-14 illustrate an example SPI sequence of an Atmel AT86RF233 SRAM access to read and write a data package of five byte length, respectively.

Figure 6-13. Example SPI Sequence – SRAM Read Access of a 5-byte Data Package.





XX DATA[7:0] Notes:

- 1. The SRAM access mode is not intended to be used as an alternative to the Frame Buffer access modes (see Section 6.3.2).
- 2. Frame Buffer access violations are not indicated by a TRX\_UR interrupt when using the SRAM access mode, for further details refer to Section 9.3.3.

#### 6.4 Radio Transceiver Status information

Each Atmel AT86RF233 SPI access can return radio transceiver status information which is a first byte transmitted out of MISO output as the serial data is being shifted into MOSI input. Radio transceiver status information (PHY\_STATUS) can be configured using register bits SPI\_CMD\_MODE (register 0x04, TRX\_CTRL\_1) to return TRX\_STATUS, PHY\_RSSI or IRQ\_STATUS register as shown in below.

#### 6.4.1 Register Description

Note: 1. Throughout this datasheet, underlined values indicate reset settings.

#### Register 0x04 (TRX\_CTRL\_1):

The TRX\_CTRL\_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver.

Figure 6-15. Register TRX\_CTRL\_1.

Bit	7	6	5	4	
0x04	PA_EXT_EN	IRQ_2_EXT_EN	TX_AUTO_CRC_ ON	RX_BL_CTRL	TRX_CTRL_1
Read/Write	R/W	R/W	R/W	R/W	-
Reset value	0	0	1	0	
Bit	3	2	1	0	
0x04	SPI_CMI	D_MODE	IRQ_MASK_MODE	IRQ_POLARITY	TRX_CTRL_1
Read/Write	R/W	R/W	R/W	R/W	-
Reset value	0	0	1	0	

#### • Bit 3:2 - SPI\_CMD\_MODE

Each SPI transfer returns bytes back to the SPI master. The content of the first byte (PHY STATUS) can be configured using register bits SPI CMD MODE.

Table 6-4. SPI\_CMD\_MODE.

Register Bits	Value	Description
SPI_CMD_MODE	PI_CMD_MODE <u>0</u> Default (empty, all bits zero)	
	1	Monitor TRX_STATUS register
	2	Monitor PHY_RSSI register
	3	Monitor IRQ_STATUS register





## 6.5 Radio Transceiver Identification

Atmel AT86RF233 can be identified by four registers. One 8-bit register contains a unique part number (PART\_NUM) and one register contains the corresponding 8-bit version number (VERSION\_NUM). Two additional 8-bit registers contain the JEDEC manufacture ID.

#### 6.5.1 Register Description

#### Register 0x1C (PART\_NUM):

The register PART\_NUM can be used for the radio transceiver identification and includes the part number of the device.

Figure 6-16. Register PART\_NUM.

Bit	7	6	5	4	<u>-</u> -		
0x1C		PART_NUM					
Read/Write	R	R	R	R	_		
Reset value	0	0	0	0			
Bit	3	2	1	0	_		
0x1C		PART	_NUM		PART_NUM		
Read/Write	R	R	R	R	_		
Reset value	1	0	1	1			

#### • Bit 7:0 - PART\_NUM

#### Table 6-5. PART\_NUM.

Register Bits	Value	Description
PART_NUM	<u>0x0B</u>	AT86RF233 part number

#### Register 0x1D (VERSION\_NUM):

The register VERSION\_NUM can be used for the radio transceiver identification and includes the version number of the device.

Figure 6-17. Register VERSION\_NUM.

Bit	7	6	5	4	
0x1D		VERSI	ON_NUM		VERSION_NUM
Read/Write	R	R	R	R	_
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x1D		VERSI	ON_NUM		VERSION_NUM
Read/Write	R	R	R	R	_
Reset value	0	0	0	1	

#### • Bit 7:0 - VERSION NUM

## Table 6-6. VERSION\_NUM.

Register Bits	Value	Description
VERSION_NUM	<u>0x01</u>	Revision A

## Register 0x1E (MAN\_ID\_0):

Part one of the JEDEC manufacturer ID.

Figure 6-18. Register MAN\_ID\_0.

Bit _	7	6	5	4	_
0x1E		MAN	_ID_0		MAN_ID_0
Read/Write	R	R	R	R	_
Reset value	0	0	0	1	
Bit	3	2	1	0	_
0x1E		MAN	_ID_0		MAN_ID_0
Read/Write	R	R	R	R	_
Reset value	1	1	1	1	

## • Bit 7:0 - MAN\_ID\_0

Table 6-7. MAN\_ID\_0.

Register Bits	Value	Description
MAN_ID_0	<u>0x1F</u>	Atmel JEDEC manufacturer ID, bits[7:0] of the 32-bit JEDEC manufacturer ID are stored in register bits MAN_ID_0. Bits [15:8] are stored in register 0x1F (MAN_ID_1). The higher 16 bits of the ID are not stored in registers.

## Register 0x1F (MAN\_ID\_1):

Part two of the JEDEC manufacturer ID.

Figure 6-19. Register MAN\_ID\_1.

N_ID_1
N_ID_1

## • Bit 7:0 - MAN\_ID\_1

Table 6-8. MAN\_ID\_1.

Register Bits	Value	Description
MAN_ID_1	<u>0x00</u>	Atmel JEDEC manufacturer ID, bits[15:8] of the 32-bit JEDEC manufacturer ID are stored in register bits MAN_ID_1. Bits [7:0] are stored in register 0x1E (MAN_ID_0). The higher 16 bits of the ID are not stored in registers.





## 6.6 Sleep/Wake-up and Transmit Signal (SLP\_TR)

Pin 11 (SLP\_TR) is a multi-functional pin. Its function relates to the current state of the Atmel AT86RF233 and is summarized in Table 6-9. The radio transceiver states are explained in detail in Chapter 7.

Table 6-9. SLP TR Multi-functional Pin.

Transceiver Status	Function	Transition	Description	
PLL_ON	TX start	L⇒H	Starts frame transmission	
TX_ARET_ON	TX start	L⇒H	Starts TX_ARET transaction	
BUSY_RX_AACK	TX start	L⇒H	Starts ACK transmission during RX_AACK slotted operation, see Section 7.2.3.4	
TRX_OFF	Sleep	L⇒H	L ⇒ H Takes the radio transceiver into SLEEP state, CLKM disabled	
PREP_DEEP_SLEEP	Deep Sleep	L⇒H	Takes the radio transceiver into DEEP_SLEEP state, CLKM disabled	
SLEEP	Wakeup	H⇒L	Takes the radio transceiver back into TRX_OFF state, level sensitive	
DEEP_SLEEP	Wakeup	H⇒L	Takes the radio transceiver back into TRX_OFF state, level sensitive	

In states PLL\_ON and TX\_ARET\_ON, pin 11 (SLP\_TR) is used as trigger input to initiate a TX transaction. Here SLP\_TR is sensitive on rising edge only.

After initiating a state change by a rising edge at pin 11 (SLP\_TR) in radio transceiver states TRX\_OFF or PREP\_DEEP\_SLEEP, the radio transceiver remains in the new state as long as the pin is logical high and returns to the preceding state with the falling edge.


#### **SLEEP state**

The SLEEP state is used when radio transceiver functionality is not required, and thus the AT86RF233 can be powered down to reduce the overall power consumption.

A power-down scenario is shown in Figure 6-20. When the radio transceiver is in TRX\_OFF state the microcontroller forces the AT86RF233 to SLEEP by setting SLP\_TR = H. If pin 17 (CLKM) provides a clock to the microcontroller this clock is switched off after 35 CLKM cycles. This enables a microcontroller in a synchronous system to complete its power-down routine and prevent deadlock situations. The AT86RF233 awakes when the microcontroller releases pin 11 (SLP\_TR). This concept provides the lowest possible power consumption.

The CLKM clock frequency settings for 250kHz and 62.5kHz are not intended to directly clock the microcontroller. When using these clock rates, CLKM is turned off immediately when entering SLEEP state.

Figure 6-20. Sleep and Wake-up Initiated by Asynchronous Microcontroller Timer.



Note: 1. Timing figures  $t_{TR3}$  and  $t_{TR1a}$  refer to Table 7-1.

## **DEEP\_SLEEP state**

The DEEP\_SLEEP state is used when radio transceiver functionality is not required, and thus the Atmel AT86RF233 can be powered down to reduce the overall power consumption.

When the radio transceiver is in PREP\_DEEP\_SLEEP state the microcontroller forces the AT86RF233 to DEEP\_SLEEP by setting SLP\_TR = H. If pin 17 (CLKM) provides a clock to the microcontroller this clock is switched off after 35 CLKM cycles. This enables a microcontroller in a synchronous system to complete its power-down routine and prevent deadlock situations. The AT86RF233 awakes when the microcontroller releases pin 11 (SLP\_TR) and goes into TRX\_OFF state. This concept provides the lowest possible power consumption.

The CLKM clock frequency settings for 250kHz and 62.5kHz are not intended to directly clock the microcontroller. When using these clock rates, CLKM is turned off immediately when entering DEEP\_SLEEP state.

Note:

- After leaving the DEEP\_SLEEP state the CLKM clock frequency is set back to 1MHz.
- 2. If the radio transceiver is in DEEP\_SLEEP state the register contents are cleared.





## 6.7 Interrupt Logic

#### 6.7.1 Overview

Atmel AT86RF233 differentiates between nine interrupt events (eight physical interrupt registers, one shared by two functions). Each interrupt is enabled by setting the corresponding bit in the interrupt mask register 0x0E (IRQ\_MASK). Internally, each pending interrupt is flagged in the interrupt status register. All interrupt events are OR-combined to a single external interrupt signal (IRQ pin). If an interrupt is issued, pin 24 (IRQ) = H, the microcontroller shall read the interrupt status register 0x0F (IRQ\_STATUS) to determine the source of the interrupt. A read access to this register clears the interrupt status register and thus the IRQ pin, too.

Interrupts are not cleared automatically when the event trigger for respective interrupt flag bit in the register 0x0F (IRQ\_STATUS) is no longer active. Only a read access to register 0x0F (IRQ\_STATUS) clears the flag bits. Exceptions are IRQ\_0 (PLL\_LOCK) and IRQ\_1 (PLL\_UNLOCK) where each is cleared in addition by the appearance of the other.

The supported interrupts for the Basic Operating Mode are summarized in Table 6-10.

Table 6-10. Interrupt Description in Basic Operating Mode.

IRQ Name	Description	Section
IRQ_7 (BAT_LOW)	Indicates a supply voltage below the programmed threshold.	9.5.4
IRQ_6 (TRX_UR)	Indicates a Frame Buffer access violation.	9.3.3
IRQ_5 (AMI)	Indicates address matching.	8.2
IRQ_4 (CCA_ED_DONE)	Multi-functional interrupt:  1. AWAKE_END:  • Indicates finished transition to TRX_OFF state from P_ON, SLEEP, DEEP_SLEEP, or RESET state.	7.1.2.5
	CCA_ED_DONE:     Indicates the end of a CCA or ED measurement.	8.5.4 8.6.4
IRQ_3 (TRX_END)	RX: Indicates the completion of a frame reception.  TX: Indicates the completion of a frame transmission.	7.1.3 7.1.3
IRQ_2 (RX_START)	Indicates the start of a PSDU reception; the AT86RF233 state changed to BUSY_RX; the PHR can be read from Frame Buffer.	7.1.3
IRQ_1 (PLL_UNLOCK)	Indicates PLL unlock. If the radio transceiver is in BUSY_TX / BUSY_TX_ARET state, the PA is turned off immediately.	9.7.5
IRQ_0 (PLL_LOCK)	Indicates PLL lock.	9.7.5

Note: 1. The IRQ\_4 (AWAKE\_END) interrupt can usually not be seen when the transceiver enters TRX\_OFF state after P\_ON, DEEP\_SLEEP, or RESET, because register 0x0E (IRQ\_MASK) is reset to mask all interrupts. It is recommended to enable IRQ\_4 (AWAKE\_END) to be notified once the TRX\_OFF state is entered.

The interrupt handling in Extended Operating Mode is described in Section 7.2.5.

#### 6.7.2 Interrupt Mask Modes and Pin Polarity

If register bit IRQ\_MASK\_MODE (register 0x04, TRX\_CTRL\_1) is set, an interrupt event can be read from IRQ\_STATUS register even if the interrupt itself is masked. However, in that case no timing information for this interrupt is provided. The Table 6-11, Figure 6-21, and Figure 6-22 describes the function.

Table 6-11. IRQ Mask Configuration.

IRQ_MASK Value	IRQ_MASK_MODE	Description
0	0	IRQ is suppressed entirely and none of interrupt sources are shown in register IRQ_STATUS.
<u>0</u>	1	IRQ is suppressed entirely but all interrupt causes are shown in register IRQ_STATUS.
<b>≠</b> 0	0	All enabled interrupts are signaled on IRQ pin and are also shown in register IRQ_STATUS.
≠ 0	1	All enabled interrupts are signaled on IRQ pin and all interrupt causes are shown in register IRQ_STATUS.

Figure 6-21.  $IRQ\_MASK\_MODE = 0$ .





Figure 6-22. IRQ\_MASK\_MODE = 1.



The Atmel AT86RF233 IRQ pin polarity can be configured with register bit IRQ\_POLARITY (register 0x04, TRX\_CTRL\_1). The default behavior is active high, which means that pin 24 (IRQ) = H issues an interrupt request.

If the "Frame Buffer Empty Indicator" is enabled during Frame Buffer read access, the IRQ pin has an alternative functionality, refer to Section 11.7 for details.

A solution to monitor the IRQ\_STATUS register (without clearing it) is described in Section 6.4.1.





#### 6.7.3 Register Description

#### Register 0x0E (IRQ\_MASK):

The IRQ\_MASK register controls the interrupt signaling via pin 24 (IRQ).

Figure 6-23. Register IRQ\_MASK.

Bit	7	6	5	4	<u>_</u>
0x0E		IRQ_	MASK		IRQ_MASK
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x0E		IRQ_	MASK		IRQ_MASK
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	0	0	

#### Bit 7:0 - IRQ\_MASK

Mask register for interrupts. IRQ\_MASK[7] correspondents to IRQ\_7 (BAT\_LOW). IRQ\_MASK[0] correspondents to IRQ\_0 (PLL\_LOCK).

Table 6-12. IRQ\_MASK.


Register Bits	Value	Description
IRQ_MASK	<u>0x00</u>	The IRQ_MASK register is used to enable or disable individual interrupts. An interrupt is enabled if the corresponding bit is set to one. All interrupts are disabled after power-on sequence (P_ON or DEEP_SLEEP state) or reset (RESET state).  Valid values are [0xFF, 0xFE,, 0x00].

Note: 1. If an interrupt is enabled it is recommended to read the interrupt status register 0x0F (IRQ\_STATUS) first to clear the history.

## Register 0x0F (IRQ\_STATUS):

The IRQ\_STATUS register contains the status of the pending interrupt requests.

Figure 6-24. Register IRQ\_STATUS.



For more information to meanings of interrupts, see Table 6-10 Interrupt Description in Basic Operating Mode.

By reading the register after an interrupt is signaled at pin 24 (IRQ) the source of the issued interrupt can be identified. A read access to this register resets all interrupt bits, and so clears the IRQ\_STATUS register.


Notes:

- 1. If register bit IRQ\_MASK\_MODE (register 0x04, TRX\_CTRL\_1) is set, an interrupt event can be read from IRQ\_STATUS register even if the interrupt itself is masked; refer to Figure 6-22. However in that case no timing information for this interrupt is provided.
- 2. If register bit IRQ\_MASK\_MODE (register 0x04, TRX\_CTRL\_1) is set, it is recommended to read the interrupt status register 0x0F (IRQ\_STATUS) first to clear the history.

## Register 0x04 (TRX\_CTRL\_1):

The TRX\_CTRL\_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver.

Figure 6-25. Register TRX\_CTRL\_1.



## • Bit 6 - IRQ\_2\_EXT\_EN

The register bit IRQ\_2\_EXT\_EN controls external signaling for time stamping via pin 10 (DIG2).

Table 6-13. IRQ\_2\_EXT\_EN.

Register Bits	Value	Description
IRQ_2_EXT_EN	<u>0</u>	Time stamping over pin 10 (DIG2) is disabled
	1 <sup>(1)</sup>	Time stamping over pin 10 (DIG2) is enabled

Notes: 1.

- 1. The pin 10 (DIG2) is also active if the corresponding interrupt event IRQ\_2 (RX\_START) mask bit in register 0x0E (IRQ\_MASK) is set to zero.
- 2. The pin remains at high level until the end of the frame receive or transmit procedure.

The timing of a received frame can be determined by a separate pin 10 (DIG2). If register bit IRQ\_2\_EXT\_EN is set to one, the reception of a PHR field is directly issued on pin 10 (DIG2), similar to interrupt IRQ\_2 (RX\_START).

For further details refer to Section 11.6.



#### • Bit 1 - IRQ\_MASK\_MODE

The radio transceiver supports polling of interrupt events. Interrupt polling is enabled by setting register bit IRQ\_MASK\_MODE.

Table 6-14. IRQ\_MASK\_MODE.

Register Bits	Value	Description
IRQ_MASK_MODE	0	Interrupt polling is disabled.  Masked off IRQ bits will not appear in IRQ_STATUS register.
	<u>1</u>	Interrupt polling is enabled.  Masked off IRQ bits will appear in IRQ_STATUS register.

With the interrupt polling enabled (IRQ\_MASK\_MODE = 1) the interrupt events are flagged in the register 0x0F (IRQ\_STATUS) when their respective mask bits are disabled in the register 0x0E (IRQ\_MASK).

#### • Bit 0 - IRQ\_POLARITY

The register bit IRQ\_POLARITY controls the polarity for pin 24 (IRQ). The default polarity of the pin 24 (IRQ) is active high. The polarity can be configured to active low via register bit IRQ\_POLARITY.

Table 6-15. IRQ\_POLARITY.

Register Bits	Value	Description
IRQ_POLARITY	<u>0</u>	Pin IRQ is high active
	1	Pin IRQ is low active

Note: 1. A modification of register bit IRQ\_POLARITY has no influence to RX\_BL\_CTRL behavior.


This setting does not affect the polarity of the "Frame Buffer Empty Indicator", refer to Section 11.7. The Frame Buffer Empty Indicator is always active high.

## 7 Operating Modes

## 7.1 Basic Operating Mode

This section summarizes all states to provide the basic functionality of Atmel AT86RF233, such as receiving and transmitting frames, the power-on sequence, sleep, and deep sleep. The Basic Operating Mode is designed for IEEE 802.15.4 and general ISM band applications; the corresponding radio transceiver states are shown in Figure 7-1.

Figure 7-1. Basic Operating Mode State Diagram (for timing refer to Table 7-1).





#### 7.1.1 State Control

The radio transceiver's states are controlled by shifting serial digital data using the SPI to write individual commands to the command register bits TRX\_CMD (register 0x02, TRX\_STATE). Change of the transceiver state can also be triggered by driving directly two signal pins: pin 11 (SLP\_TR) and pin 8 (/RST). A successful state change can be verified by reading the radio transceiver status from register bits TRX\_STATUS (register 0x01, TRX\_STATUS).

If TRX\_STATUS = 0x1F (STATE\_TRANSITION\_IN\_PROGRESS) the Atmel AT86RF233 is in a state transition. Do not try to initiate a further state change while the radio transceiver is in STATE\_TRANSITION\_IN\_PROGRESS.

Pin 11 (SLP\_TR) is a multifunctional pin, refer to Section 6.6. Depending on the radio transceiver state, a rising edge of pin 11 (SLP\_TR) causes the following state transitions:

• TRX\_OFF 

⇒ SLEEP (level sensitive)

Whereas the falling edge of pin SLP\_TR causes the following state transitions:

• SLEEP 

¬ TRX\_OFF (level sensitive)

DEEP\_SLEEP
 ⇒ TRX\_OFF (level sensitive)

A low level on pin 8 (/RST) causes a reset of all registers (register bits CLKM\_CTRL are shadowed, for details, refer to Section 9.6.4) and forces the radio transceiver into TRX\_OFF state. However, if the device was in P\_ON state it remains in the P\_ON state.

For all states except SLEEP and DEEP\_SLEEP, the state change commands FORCE\_TRX\_OFF or TRX\_OFF lead to a transition into TRX\_OFF state. If the radio transceiver is in active receive or transmit states (BUSY\_\*), the command FORCE\_TRX\_OFF interrupts these active processes, and forces an immediate transition to TRX\_OFF. In contrast a TRX\_OFF command is stored until an active state (receiving or transmitting) has been finished. After that the transition to TRX\_OFF is performed.

For a fast transition from any non sleep states to PLL\_ON state the command FORCE\_PLL\_ON is provided. Active processes are interrupted. In contrast to FORCE\_TRX\_OFF, this command does not disable PLL and analog voltage regulator (AVREG). It is not available in states P\_ON, SLEEP, DEEP\_SLEEP, or RESET.

The completion of each requested state change shall always be confirmed by reading the register bits TRX\_STATUS (register 0x01, TRX\_STATUS).

Note: 1. If FORCE\_TRX\_OFF and FORCE\_PLL\_ON commands are used, it is recommended to set pin 11 (SLP\_TR) = L before.

#### 7.1.2 Basic Operating Mode Description

7.1.2.1 P\_ON - Power-On after V<sub>DD</sub>

When the external supply voltage ( $V_{DD}$ ) is firstly applied to the AT86RF233, the radio transceiver goes into P\_ON state performing an on-chip reset. The crystal oscillator is activated and the default 1MHz master clock is provided at pin 17 (CLKM) after the

crystal oscillator has stabilized. CLKM can be used as a clock source to the microcontroller. The SPI interface and digital voltage regulator (DVREG) are enabled.

The on-chip power-on-reset sets all registers to their default values. A dedicated reset signal from the microcontroller at pin 8 (/RST) is not necessary, but recommended for hardware / software synchronization reasons.

All digital inputs are pulled-up or pulled-down during P\_ON state, refer to Section 1.3.2. This is necessary to support microcontrollers where GPIO signals are floating after power-on or reset. The input pull-up and pull-down transistors are disabled when the radio transceiver leaves P\_ON state towards TRX\_OFF state. A reset during P\_ON state does not change the pull-up and pull-down configuration.

Leaving P\_ON state, output pins DIG1/DIG2 are pulled-down to digital ground, whereas pins DIG3/DIG4 are pulled-down to analog ground, unless their configuration is changed.

Prior to leaving P\_ON, the microcontroller must set the Atmel AT86RF233 pins to the default operating values: pin 11 (SLP\_TR) = L, pin 8 (/RST) = H and pin 23 (/SEL) = H.

All interrupts are disabled by default. Thus, interrupts for state transition control are to be enabled first, for example enable IRQ\_4 (AWAKE\_END) to indicate a state transition to TRX\_OFF state or interrupt IRQ\_0 (PLL\_LOCK) to signal a locked PLL in PLL\_ON state. In P\_ON state a first access to the radio transceiver registers is possible after a default 1MHz master clock is provided at pin 17 (CLKM), refer to  $t_{TR1}$  to Table 7-1.

Once the supply voltage has stabilized and the crystal oscillator has settled (see parameter  $t_{XTAL}$  refer to Table 7-2), the interrupt mask for the AWAKE\_END should be set. A valid SPI write access to register bits TRX\_CMD (register 0x02, TRX\_STATE) with the command TRX\_OFF or FORCE\_TRX\_OFF initiate a state change from P\_ON towards TRX\_OFF state, which is then indicated by an interrupt IRQ\_4 (AWAKE\_END) if enabled.

#### 7.1.2.2 SLEEP - Sleep State

In SLEEP state, the radio transceiver is disabled. No circuitry is operating beyond the circuitry monitoring pin 11 (SLP\_TR) and pin 8 (/RST). This state can only be entered from state TRX\_OFF, by setting the SLP\_TR = H.

If CLKM is enabled with a clock rates higher than 250kHz, the SLEEP state is entered 35 CLKM cycles after the rising edge at pin 11 (SLP\_TR). At that time CLKM is turned off. If the CLKM output is already turned off (register bits CLKM\_CTRL = 0), the SLEEP state is entered immediately. At clock rates 250kHz and 62.5kHz, the main clock at pin 17 (CLKM) is turned off immediately.

Setting SLP\_TR = L returns the radio transceiver back to the TRX\_OFF state. During SLEEP state the radio transceiver register contents and the AES register contents remain valid while the contents of the Frame Buffer are lost.

/RST = L in SLEEP state returns the radio transceiver to TRX\_OFF state and thereby sets all registers to their default values. Exceptions are register bits CLKM\_CTRL (register 0x03, TRX\_CTRL\_0). These register bits require a specific treatment, for details see Section 9.6.4.

#### 7.1.2.3 PREP\_DEEP\_SLEEP - Deep Sleep Preparation State

The state PREP\_DEEP\_SLEEP is the preparation state for DEEP\_SLEEP state. The state can be reached by writing the command PREP\_DEEP\_SLEEP to register bits TRX\_CMD (register 0x02, TRX\_STATE).





If CLKM is enabled with a clock rates higher than 250kHz, the DEEP\_SLEEP state is entered 35 CLKM cycles after the rising edge at pin 11 (SLP\_TR). At that time CLKM is turned off. If the CLKM output is already turned off (register bits CLKM\_CTRL = 0), the DEEP\_SLEEP state is entered immediately. At clock rates 250kHz and 62.5kHz, the main clock at pin 17 (CLKM) is turned off immediately.

#### 7.1.2.4 DEEP SLEEP - Deep Sleep State

In DEEP\_SLEEP state, the entire radio transceiver is disabled. No circuitry is operating beyond the circuitry monitoring pin 11 (SLP\_TR). The radio transceiver current consumption is reduced to leakage current only. This state can only be entered from state PREP\_DEEP\_SLEEP, by setting the SLP\_TR = H.

Setting SLP\_TR = L returns the radio transceiver back to the TRX\_OFF state. After DEEP\_SLEEP state the radio transceiver register contents and the AES register contents obtain the reset values while the contents of the Frame Buffer are lost. The CLKM starts with the default 1MHz master clock at pin 17 (CLKM) after the crystal oscillator has stabilized.

All Atmel AT86RF233 digital inputs are pulled-up or pulled-down during DEEP\_SLEEP state, refer to Section 1.3.2, except SLP\_TR.

#### 7.1.2.5 TRX OFF - Clock State

In TRX\_OFF the crystal oscillator is running and the master clock is available if enabled. The SPI interface and digital voltage regulator are enabled, thus the radio transceiver registers, the Frame Buffer and security engine (AES) are accessible (see Section 9.3 and Section 11.1).

In contrast to P ON state the pull-up and pull-down configuration is disabled.

Notes:

- 1. Pin 11 (SLP\_TR) and pin 8 (/RST) are available for state control.
- 2. The analog front-end is disabled during TRX\_OFF state.

Entering the TRX\_OFF state from P\_ON, SLEEP, DEEP\_SLEEP or RESET state is indicated by interrupt IRQ\_4 (AWAKE\_END) if enabled.

#### 7.1.2.6 PLL\_ON - PLL State

Entering the PLL\_ON state from TRX\_OFF state enables the analog voltage regulator (AVREG) first. After the voltage regulator has been settled (see Table 7-2), the PLL frequency synthesizer is enabled. When the PLL has been settled at the receive frequency to a channel defined by register bits CHANNEL (register 0x08, PHY\_CC\_CCA) or register bits CC\_NUMBER (register 0x13, CC\_CTRL\_0) and CC\_BAND (register 0x14, CC\_CTRL\_1), refer to Section 9.7.2, a successful PLL lock is indicated by issuing an interrupt IRQ 0 (PLL LOCK).

If an RX\_ON command is issued in PLL\_ON state, the receiver is enabled immediately. If the PLL has not been settled before the state change nevertheless takes place. Even if the register bits TRX\_STATUS (register 0x01, TRX\_STATUS) indicates RX\_ON, actual frame reception can only start once the PLL has locked.

The PLL\_ON state corresponds to the TX\_ON state in IEEE 802.15.4.

## 7.1.2.7 RX\_ON and BUSY\_RX - RX Listen and Receive State

In RX\_ON state the receiver is in the RX data polling mode and the PLL frequency synthesizer is locked to its preprogrammed frequency.

The Atmel AT86RF233 receive mode is internally separated into RX\_ON state and BUSY\_RX state. There is no difference between these states with respect to the analog radio transceiver circuitry, which are always turned on. In both states, the receiver and the PLL frequency synthesizer are enabled.

During RX\_ON state, the receiver listens for incoming frames. After detecting a valid synchronization header (SHR), the Atmel AT86RF233 automatically enters the BUSY\_RX state. The reception of a valid PHY header (PHR) generates an IRQ\_2 (RX\_START) if enabled.

During PSDU reception, the frame data are stored continuously in the Frame Buffer until the last byte was received. The completion of the frame reception is indicated by an interrupt IRQ\_3 (TRX\_END) and the radio transceiver reenters the state RX\_ON. At the same time the register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI) is updated with the result of the FCS check (see Section 8.3).

Received frames are passed to the frame filtering unit, refer to Section 8.2. If the content of the MAC addressing fields (refer to [2] IEEE 802.15.4-2006 Section 7.2.1) generates a match, IRQ\_5 (AMI) interrupt is issued, refer to Section 6.7. The expected address values are to be stored in registers 0x20 - 0x2B (Short address, PAN-ID and IEEE address). Frame filtering is available in Basic Operating Mode and Extended Operating Mode, refer to Section 8.2.

Leaving state RX\_ON is possible by writing a state change command to register bits TRX\_CMD in register 0x02 (TRX\_STATE).

#### 7.1.2.8 BUSY TX - Transmit State

In the BUSY\_TX state AT86RF233 is in the data transmission state.

A transmission can only be initiated from the PLL\_ON state. The transmission can be started either by driving event such as:

- A rising edge on pin 11 (SLP\_TR), or
- A serial TX\_START command via the SPI to register bits TRX\_CMD (register 0x02, TRX\_STATE).

Either of these takes the radio transceiver into the BUSY\_TX state. Refer to Section 10.2 for more details.

During the transition to the BUSY\_TX state, the PLL frequency shifts to the transmit frequency, refer to Section 9.7.3. The actual transmission of the first data chip of the SHR starts after 16µs to allow PLL settling and PA ramp-up, see Figure 7-7. After transmission of the SHR, the Frame Buffer content is transmitted. In case the PHR indicates a frame length of zero, the transmission is aborted immediately after the PHR field.

After the frame transmission has been completed, the AT86RF233 automatically turns off the power amplifier, generates an IRQ\_3 (TRX\_END) interrupt and returns into PLL ON state.

#### 7.1.2.9 RESET State

The RESET state is used to set back the state machine and to reset all registers of Atmel AT86RF233 to their default values; exceptions are register bits CLKM\_CTRL (register 0x03, TRX\_CTRL\_0). These register bits require a specific treatment, for details see Section 9.6.4.

Once in RESET state a device enters TRX\_OFF state by setting pulling a reset pin high pin 8 (/RST) = H. If the device is still in the P\_ON state it remains in the P\_ON state





though. A reset is triggered by pulling /RST pin low pin 8 (/RST) = L and the state returns after setting /RST = H. The reset pulse should have a minimum length as specified in Section 7.1.4.6 and Section 12.4 (parameter  $t_{10}$ ). During reset, the microcontroller has to set the radio transceiver control pins SLP\_TR and /SEL to their default values.

An overview about the register reset values is provided in Table 14-2.

### 7.1.3 Interrupt Handling

All interrupts provided by the Atmel AT86RF233 (see Table 6-10) are supported in Basic Operating Mode. For example, interrupts are provided to observe the status of radio transceiver RX and TX operations.

When being in receive mode, IRQ\_2 (RX\_START) indicates the detection of a valid PHR first, IRQ\_5 (AMI) an address match, and IRQ\_3 (TRX\_END) the completion of the frame reception. During transmission, IRQ\_3 (TRX\_END) indicates the completion of the frame transmission.

Figure 7-2 shows an example for a transmit/receive transaction between two devices and the related interrupt events in Basic Operating Mode. Device 1 transmits a frame containing a MAC header (in this example of length seven), MAC payload, and a valid FCS. The end of the frame transmission is indicated by IRQ 3 (TRX END).

The frame is received by Device 2. Interrupt IRQ\_2 (RX\_START) indicates the detection of a valid PHR field and IRQ\_3 (TRX\_END) the completion of the frame reception. If the frame passes the Frame Filter (refer to Section 8.2), an address match interrupt IRQ\_5 (AMI) is issued after the reception of the MAC header (MHR). The received frame is stored in the Frame Buffer.

In Basic Operating Mode the third interrupt IRQ\_3 (TRX\_END) is issued at the end of the received frame. In Extended Operating Mode, refer to Section 7.2; the interrupt is only issued if the received frame passes the address filter and the FCS is valid. Further exceptions are explained in Section 7.2.

Processing delay t<sub>IRQ</sub> is a typical value, refer to Section 12.4.




Figure 7-2. Timing of RX\_START, AMI and TRX\_END Interrupts in Basic Operating Mode.




## 7.1.4 Basic Operating Mode Timing

This section depicts Atmel AT86RF233 state transitions and their timing properties. Timing figures are explained in Table 7-1, Table 7-2, and Section 12.4.

### 7.1.4.1 Power-on Procedure

The power-on procedure to P\_ON state is shown in Figure 7-3.

Figure 7-3. Power-on Procedure to P\_ON State.




When the external supply voltage ( $V_{DD}$ ) is initially supplied to the AT86RF233, the radio transceiver enables the crystal oscillator (XOSC) and the internal 1.8V voltage regulator for the digital domain (DVREG). After  $t_{TR1} = 330 \mu s$  (typ.), the master clock signal is available at pin 17 (CLKM) at default rate of 1MHz. As soon as CLKM is available the SPI is enabled and can be used to control the transceiver. As long as no state change towards state TRX OFF is performed, the radio transceiver remains in P ON state.

### 7.1.4.2 Wake-up Procedure from SLEEP

The wake-up procedure from SLEEP state is shown in Figure 7-4.

**Figure 7-4.** Wake-up Procedure from SLEEP State.




The radio transceiver's SLEEP state is left by releasing pin 11 (SLP\_TR) to logic low. This restarts the XOSC and DVREG. After  $t_{TR2} = 210\mu s$  (typ.) the radio transceiver enters TRX\_OFF state. The internal clock signal is available and provided to pin 17 (CLKM), if enabled.

This procedure is similar to the Power-on Procedure. However the radio transceiver automatically proceeds to the TRX\_OFF state. During this, transition the filter-tuning network (FTN) calibration is performed. Entering TRX\_OFF state is signaled by IRQ\_4 (AWAKE\_END), if this interrupt was enabled by the appropriate mask register bit.

## 7.1.4.3 Wake-up Procedure from DEEP\_SLEEP

The wake-up procedure from DEEP\_SLEEP state is shown in Figure 7-5.

Figure 7-5. Wake-up Procedure from DEEP\_SLEEP State.




The Atmel AT86RF233 radio transceiver's DEEP\_SLEEP state is left by releasing SLP\_TR pin to logic low. This restarts the XOSC and DVREG. After  $t_{TR18} = 360\mu s$  (typ.) the radio transceiver enters TRX\_OFF state. The internal clock signal is available and provided default rate of 1MHz clock to pin 17 (CLKM).

This procedure is similar to the Power-on Procedure. However the radio transceiver automatically proceeds to the TRX\_OFF state. During this, transition the filter-tuning network (FTN) calibration is performed.

## 7.1.4.4 PLL\_ON and RX\_ON States

The transition from TRX\_OFF to PLL\_ON or RX\_ON mode is shown in Figure 7-6.

**Figure 7-6.** Transition from TRX\_OFF to PLL\_ON or RX\_ON state.



Notes:

- If TRX\_CMD = RX\_ON in TRX\_OFF state RX\_ON state is entered immediately, even if the PLL has not settled.
- 2. Timing figures t<sub>TR4</sub> and t<sub>TR8</sub> refers to Table 7-1.

In TRX\_OFF state, entering the commands PLL\_ON or RX\_ON initiates a ramp-up sequence of the internal 1.8V voltage regulator for the analog domain (AVREG). RX\_ON state can be entered any time from PLL\_ON state, regardless whether the PLL has already locked, which is indicated by IRQ\_0 (PLL\_LOCK). Likewise, PLL\_ON state can be entered any time from RX\_ON state.






# 7.1.4.5 BUSY\_TX to RX\_ON States

The transition from PLL\_ON to BUSY\_TX state and subsequently to RX\_ON state is shown in Figure 7-7.

Figure 7-7. PLL\_ON to BUSY\_TX to RX\_ON Timing.




Starting from PLL\_ON state, it is further assumed that the PLL has already been locked. A transmission is initiated either by a rising edge of pin 11 (SLP\_TR) or by command TX\_START. The PLL settles to the transmit frequency and the PA is enabled. After the duration of  $t_{TR10} = 16\mu s$ , the Atmel AT86RF233 changes into BUSY\_TX state, transmitting the internally generated SHR and the PSDU data of the Frame Buffer. After completing the frame transmission, indicated by IRQ\_3 (TRX\_END), the PLL settles back to the receive frequency within  $t_{TR11} = 32\mu s$  and returns to state PLL\_ON.

If during BUSY\_TX the radio transmitter is requested to change to a receive state, it automatically proceeds to state RX\_ON upon completion of the transmission.

### 7.1.4.6 Reset Procedure

The radio transceiver reset procedure is shown in Figure 7-8.

Figure 7-8. Reset Procedure.



Note: 1. Timing figure t<sub>TR13</sub> refers to Table 7-1, t<sub>10</sub>, t<sub>11</sub> refers to Section 12.4.

/RST = L sets all registers to their default values. Exceptions are register bits CLKM\_CTRL (register 0x03, TRX\_CTRL\_0), refer to Section 9.6.4. After releasing the

reset pin 8 (/RST) = H, the wake-up sequence including an FTN calibration cycle is performed, refer to Section 9.8. After that the TRX OFF state is entered.

Figure 7-8 illustrates the reset procedure once P\_ON state was left and the radio transceiver was not in SLEEP or DEEP\_SLEEP state.

The reset procedure is identical for all originating radio transceiver states except of state P\_ON, SLEEP, or DEEP\_SLEEP. Instead, the procedures described in Section 7.1.2.1 must be followed to enter the TRX\_OFF state.

If the radio transceiver was in state SLEEP or DEEP\_SLEEP, the XOSC and DVREG are enabled before entering TRX OFF state.

If register bits TRX\_STATUS indicates STATE\_TRANSITION\_IN\_PROGRESS during system initialization until the Atmel AT86RF233 reaches TRX\_OFF state, do not try to initiate a further state change while the radio transceiver is in this state.

Notes:

- 2. The reset impulse should have a minimum length  $t_{10}$  = 625ns as specified in Section 12.4.
- 3. An access to the device should not occur earlier than  $t_{11} \ge 625$ ns after releasing the /RST pin; refer to Section 12.4.
- 4. A reset overrides an SPI command request that might have been queued.





# 7.1.4.7 State Transition Timing Summary

The Atmel AT86RF233 transition numbers correspond to Figure 7-1 and do not include SPI access time unless otherwise stated. See measurement setup in Figure 5-1.

Table 7-1. State Transition Timing.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>TR1</sub>	P_ON⇒CLKM is available	Depends on crystal oscillator setup (C <sub>L</sub> = 10pF) and external capacitor at DVDD (100nF nom.).		330	1000	μs
t <sub>TR1a</sub>	SLEEP⇒CLKM is available	Depends on crystal oscillator setup (C <sub>L</sub> = 10pF) and external capacitor at DVDD (100nF nom.).		180	1000	μs
t <sub>TR1b</sub>	DEEP_SLEEP⇒CLKM is available	Depends on crystal oscillator setup (C <sub>L</sub> = 10pF) and external capacitor at DVDD (100nF nom.).		330	1000	μs
t <sub>TR2</sub>	SLEEP⇒TRX_OFF	C_OFF  Depends on crystal oscillator setup (C <sub>L</sub> = 10pF) and external capacitor at DVDD (100nF nom.).		210	1000	μs
t <sub>TR3</sub>	TRX_OFF⇒SLEEP	For f <sub>CLKM</sub> > 250kHz.  Otherwise.		35 0		CLKM cycles CLKM
	TDV OFF BU ON			00		cycles
t <sub>TR4</sub>	TRX_OFF⇒PLL_ON	Depends on external capacitor at AVDD (100nF nom.).		80		μs
t <sub>TR5</sub>	PLL_ON⇒TRX_OFF			1		μs
t <sub>TR6</sub>	TRX_OFF⇒RX_ON	Depends on external capacitor at AVDD (100nF nom.).		80		μs
t <sub>TR7</sub>	RX_ON⇒TRX_OFF			1		μs
t <sub>TR8</sub>	PLL_ON⇒RX_ON			1		μs
t <sub>TR9</sub>	RX_ON⇒PLL_ON	Transition time is also valid for TX_ARET_ON, RX_AACK_ON.		1		μs
t <sub>TR10</sub>	PLL_ON⇒BUSY_TX  When asserting pin 11 (or TRX_CMD = TX_STA symbol transmission is cone symbol period (PLL and PA ramp-up).			16		μs
t <sub>TR11</sub>	BUSY_TX⇒PLL_ON	PLL settling time.		32		μs
t <sub>TR12</sub>	Various states⇒TRX_OFF	Using TRX_CMD = FORCE_TRX_OFF; not valid for SLEEP or DEEP_SLEEP.		1		μs
t <sub>TR13</sub>	RESET⇒TRX_OFF	Not valid for P_ON, SLEEP, or DEEP_SLEEP.		26		μs
t <sub>TR14</sub>	Various states⇒PLL_ON	Using TRX_CMD = 1 FORCE_PLL_ON; not valid for P_ON, SLEEP, DEEP_SLEEP, or RESET.			μs	
t <sub>TR15</sub>	P_ON⇒TRX_OFF	Using TRX_CMD = TRX_OFF directly after CLKM is available.	Using TRX_CMD = TRX_OFF 360		1000	μs
t <sub>TR16</sub>	PREP_DEEP_SLEEP⇒TRX_OFF			1		μs
t <sub>TR17</sub>	TRX_OFF⇒PREP_DEEP_SLEEP		-	1		μs

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t <sub>TR18</sub>	DEEP_SLEEP⇒TRX_OFF	Depends on crystal oscillator setup (C <sub>L</sub> = 10pF) and external capacitor at DVDD (100nF nom.).		360	1000	μs
t <sub>TR19</sub>	PREP_DEEP_SLEEP⇒DEEP_SLEEP	For f <sub>CLKM</sub> > 250kHz.		35		CLKM cycles
		Otherwise.		0		CLKM cycles

The state transition timing is calculated based on the timing of the individual blocks shown in Figure 7-3 to Figure 7-8. The worst case values include maximum operating temperature, minimum supply voltage, and device parameter variations.

Table 7-2. Block Initialization and Settling Time.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
t <sub>XTAL</sub>	Reference oscillator settling time	Start XTAL⇒clock available at pin 17 (CLKM). Depends on crystal Q factor and load capacitor.		330	1000	μs	
t <sub>FTN</sub>	FTN calibration time				25	μs	
t <sub>DVREG</sub>	DVREG settling time	Depends on external bypass capacitor at DVDD (CB3 = 100nF nom., 10µF worst case).		50	1000	μs	
t <sub>AVREG</sub>	AVREG settling time	Depends on external bypass capacitor at AVDD (CB1 = 100nF nom., 10µF worst case).		50	1000	μs	
t <sub>PLL_INIT</sub>	Initial PLL settling time	PLL settling time TRX_OFF⇒PLL_ON, including 40µs AVREG settling time.		80	250	μs	
t <sub>PLL_SW</sub>	PLL settling time on channel switch	Duration of channel switch within frequency band.		11	100	μs	
t <sub>PLL_CF</sub>	PLL CF calibration	PLL center frequency calibration.	8	8	24	μs	
t <sub>PLL_DCU</sub>	PLL DCU calibration	PLL DCU calibration.		6	6	μs	
t <sub>RX_TX</sub>	RX⇒TX	Maximum settling time RX⇒TX.			16	μs	
t <sub>TX_RX</sub>	TX⇒RX	Maximum settling time TX⇒RX.			32	μs	
t <sub>SHR_SYNC</sub>	SHR, sync	SHR synchronization period.	32	96	160	μs	
t <sub>RSSI</sub>	RSSI, update	RSSI update period in receive states.		2		μs	
t <sub>ED</sub>	ED measurement	ED measurement period is eight symbols.		135	180	μs	
t <sub>CCA</sub>	CCA measurement	CCA measurement period is eight symbols.		135	180	μs	
t <sub>RND</sub>	Random value, update	Random value update period.		1		μs	
t <sub>AES</sub>	AES core cycle time			23.4	24	μs	





## 7.1.5 Register Description

## Register 0x01 (TRX\_STATUS):

The read-only register TRX\_STATUS signals the present state of the radio transceiver as well as the status of a CCA operation.

Figure 7-9. Register TRX\_STATUS.

Bit _	7	6	5	4	_
0x01	CCA_DONE	CCA_STATUS	reserved	TRX_STATUS	TRX_STATUS
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x01		TRX_S	TATUS		TRX_STATUS
Read/Write	R	R	R	R	_
Reset value	0	0	0	0	

### • Bit 4:0 - TRX\_STATUS

The register bits TRX\_STATUS signal the current radio transceiver status.

Table 7-3. TRX\_STATUS.

Register Bits	Value	Description
TRX_STATUS	<u>0x00</u>	P_ON
	0x01	BUSY_RX
	0x02	BUSY_TX
	0x06	RX_ON
	0x08	TRX_OFF (CLK Mode)
	0x09	PLL_ON (TX_ON)
	0x0F <sup>(1)</sup>	SLEEP
	0x10	PREP_DEEP_SLEEP
	0x11 <sup>(2)</sup>	BUSY_RX_AACK
	0x12 <sup>(2)</sup>	BUSY_TX_ARET
	0x16 <sup>(2)</sup>	RX_AACK_ON
	0x19 <sup>(2)</sup>	TX_ARET_ON
	0x1F <sup>(3)</sup>	STATE_TRANSITION_IN_PROGRESS
		All other values are reserved

Notes: 1. In SLEEP or DEEP\_SLEEP state register not accessible.

- 2. Extended Operating Mode only.
- 3. Do not try to initiate a further state change while the radio transceiver is in STATE\_TRANSITION\_IN\_PROGRESS state.

A read access to register bits TRX\_STATUS reflects the current radio transceiver state. A state change is initiated by writing a state transition command to register bits TRX\_CMD (register 0x02, TRX\_STATE). Alternatively, some state transitions can be initiated by the rising edge of pin 11 (SLP\_TR) in the appropriate state.

These register bits are used for Basic and Extended Operating Mode, see Section 7.2.

If the requested state transition has not been completed, the TRX\_STATUS returns STATE\_TRANSITION\_IN\_PROGRESS value. Do not try to initiate a further state change while the radio transceiver is in STATE\_TRANSITION\_IN\_PROGRESS state. State transition timings are defined in Table 7-1.

# Register 0x02 (TRX\_STATE):

The radio transceiver states are advanced via register TRX\_STATE by writing a command word into register bits TRX\_CMD. The read-only register bits TRAC\_STATUS indicate the status or result of an Extended Operating Mode transaction.

Figure 7-10. Register TRX\_STATE.

Bit	7	6	5	4	
0x02		TRAC_STATUS		TRX_CMD	TRX_STATE
Read/Write	R	R	R	R/W	-
Reset value	0	0	0	0	
Bit _	3	2	1	0	_
0x02		TRX_	_CMD		TRX_STATE
Read/Write	R/W	R/W	R/W	R/W	-
Reset value	0	0	0	0	

### • Bit 4:0 - TRX\_CMD

A write access to register bits TRX\_CMD initiate a radio transceiver state transition to the new state.

Table 7-4. TRX CMD.

Register Bits	Value	Description
TRX_CMD	<u>0x00</u> <sup>(1)</sup>	NOP
	0x02 <sup>(2)</sup>	TX_START
	0x03	FORCE_TRX_OFF
	0x04 <sup>(3)</sup>	FORCE_PLL_ON
	0x06	RX_ON
	0x08	TRX_OFF (CLK Mode)
	0x09	PLL_ON (TX_ON)
	0x10	PREP_DEEP_SLEEP
	0x16 <sup>(4)</sup>	RX_AACK_ON
	0x19 <sup>(4)</sup>	TX_ARET_ON
		All other values are reserved

Notes: 1. TRX\_CMD = "0" after power on reset (POR).

- 2. The frame transmission starts one symbol after TX\_START command.
- 3. FORCE\_PLL\_ON is not valid for states P\_ON, SLEEP, DEEP\_SLEEP, and RESET, as well as STATE\_TRANSITION\_IN\_PROGRESS towards these states.
- 4. Extended Operating Mode only.

A write access to register bits TRX\_CMD initiates a radio transceiver state transition towards the new state.

These register bits are used for Basic and Extended Operating Mode, see Section 7.2.





# 7.2 Extended Operating Mode

Extended Operating Mode makes up for a large set of automated functionality add-ons which can be referred to as a hardware MAC accelerator. These add-ons go beyond the basic radio transceiver functionality provided by the Basic Operating Mode. Extended Operating Mode functions handle time critical MAC tasks, requested by the IEEE 802.15.4 standard, in hardware, such as automatic acknowledgement, automatic CSMA-CA, and retransmission. This results in a more efficient IEEE 802.15.4 software MAC implementation, including reduced code size, and may allow use of a smaller microcontroller or operation at low clock rates.

The Extended Operating Mode is designed to support IEEE 802.15.4-2006 and IEEE 802.15.4-2011 compliant frames; the mode is backward compatible to IEEE 802.15.4-2003 and supports non IEEE 802.15.4 compliant frames. This mode comprises the following procedures:

### Automatic acknowledgement (RX\_AACK) divides into the tasks:

- Frame reception and automatic FCS check
- Configurable addressing fields check
- · Interrupt indicating address match
- Interrupt indicating frame reception, if it passes address filtering and FCS check
- Automatic ACK frame transmission (if the received frame passed the address filter and FCS check and if an ACK is required by the frame type and ACK request)
- Support of slotted acknowledgment using SLP\_TR pin (used for beacon-enabled operation)

### Automatic CSMA-CA and Retransmission (TX\_ARET) divides into the tasks:

- CSMA-CA, including automatic CCA retry and random backoff
- · Frame transmission and automatic FCS field generation
- Reception of ACK frame (if an ACK was requested)
- · Automatic retry of transmissions if ACK was expected but not received or accepted
- Interrupt signaling with transaction status

Automatic FCS check and generation, refer to Section 8.3, is used by the RX\_AACK and TX\_ARET modes. In RX\_AACK mode, an automatic FCS check is always performed for incoming frames.

In TX\_ARET mode, an ACK which is received within the time required by IEEE 802.15.4 is automatically accepted if the FCS is valid and the ACK sequence number must match the sequence number of the previously transmitted frame. Dependent on the value of the frame pending subfield in the received acknowledgement frame received, the transaction status is set, see register bits TRAC\_STATUS (register 0x02, TRX\_STATE), Section 7.2.7.

An Atmel AT86RF233 state diagram, including the Extended Operating Mode states, is shown in Figure 7-11. Orange marked states represent the Basic Operating Mode; blue marked states represent the Extended Operating Mode.




Figure 7-11. Extended Operating Mode State Diagram.

Legend:

**Blue**: SPI Write to Register TRX\_STATE (0x02)

Red: Control signals via IC Pin

Green: Event

Basic Operating Mode States

Extended Operating Mode States





### 7.2.1 State Control

The Extended Operating Mode include RX\_AACK and TX\_ARET modes and are controlled by writing respective command to register bits TRX\_CMD (register 0x02, TRX\_STATE). Receive with Auto matic Acknowledgement state RX\_AACK\_ON and Transmit with Automatic Frame Retransmission and CSMA-CA Retry state TX\_ARET\_ON can be entered either from TRX\_OFF or PLL\_ON state as illustrated in Figure 7-11. The completion of each change state command shall always be confirmed by reading the register bits TRX\_STATUS (register 0x01, TRX\_STATUS).

### RX AACK - Receive with Automatic Acknowledgement

A state transition to RX\_AACK\_ON is initiated by writing the RX\_AACK\_ON command to the register bits TRX\_CMD. On success, reading register bits TRX\_STATUS (register 0x01, TRX\_STATUS) returns RX\_AACK\_ON or BUSY\_RX\_AACK. The latter one is returned when a frame is being received.

The RX\_AACK Extended Operating Mode is left by writing a new command to the register bits TRX\_CMD. If the Atmel AT86RF233 is within a frame receive or acknowledgment procedure (BUSY\_RX\_AACK), the state change is executed after finishing. Alternatively, the commands FORCE\_TRX\_OFF or FORCE\_PLL\_ON can be used to cancel the RX\_AACK transaction and switch to TRX\_OFF or PLL\_ON state respectively.

### TX\_ARET - Transmit with Automatic Frame Retransmission and CSMA-CA Retry

A state transition to TX\_ARET\_ON is initiated by writing command TX\_ARET\_ON to register bits TRX\_CMD (register 0x02, TRX\_STATE). The radio transceiver is in the TX\_ARET\_ON state when register bits TRX\_STATUS (register 0x01, TRX\_STATUS) return TX\_ARET\_ON. The TX\_ARET transaction (frame transmission) is actually started by a rising edge on pin 11 (SLP\_TR) or by writing the command TX\_START to register bits TRX\_CMD.

The TX\_ARET Extended Operating Mode is left by writing a new command to the register bits TRX\_CMD. If the AT86RF233 is in the mids of a CSMA-CA transaction, a frame transmission or an acknowledgment procedure (BUSY\_TX\_ARET), the state change is executed after completing of the operation. Alternatively, the command FORCE\_TRX\_OFF or FORCE\_PLL\_ON can be used to instantly terminate the TX\_ARET transaction and change into radio transceiver state TRX\_OFF or PLL\_ON, respectively.

Note:

A state change request from TRX\_OFF to RX\_AACK\_ON or TX\_ARET\_ON internally passes through PLL\_ON state to initiate the radio transceiver front end. Inserting PLL\_ON state and associated delays while performing this transition are indicated in Table 7-1. State transitioning can be tracked when interrupt IRQ\_0 (PLL\_LOCK) is used as an indicator.

### 7.2.2 Configuration

As the usage of the Extended Operating Mode is based on Basic Operating Mode functionality, only features beyond the basic radio transceiver functionality are described in the following sections. For details of the Basic Operating Mode, refer to Section 7.1.

When using the RX\_AACK or TX\_ARET modes, the following registers needs to be configured.

### **RX\_AACK** configuration steps:

Set the short address, PAN-ID and IEEE address registers 0x20 – 0x2B
 Configure RX\_AACK properties registers 0x2C, 0x2E

- o Handling of Frame Version Subfield
- Handling of Pending Data Indicator
- Characterization as PAN coordinator
- Handling of Slotted Acknowledgement
- Additional Frame Filtering Properties

registers 0x17, 0x2E

- o Use of Promiscuous Mode
- Use of automatic ACK generation
- Handling of reserved frame types

The configuration of the Frame Filter is described in Section 8.2.1. The addresses for the address match algorithm are to be stored in the appropriate address registers. Additional control of the RX\_AACK mode is done with register 0x17 (XAH\_CTRL\_1) and register 0x2E (CSMA\_SEED\_1).

As long as a short address is not set, only broadcast frames and frames matching the full 64-bit IEEE address can be received.

Configuration examples for different device operating modes and handling of various frame types can be found in Section 7.2.3.1.

### TX\_ARET configuration steps:

• Set register bit TX\_AUTO\_CRC\_ON = 1 register 0x04, TRX\_CTRL\_1

• Configure CSMA-CA

MAX\_FRAME\_RETRIES
 MAX\_CSMA\_RETRIES
 CSMA\_SEED
 MAX\_BE, MIN\_BE
 register 0x2C, XAH\_CTRL\_0
 register 0x2D, 0x2E
 register 0x2D, 0x2E
 register 0x2F, CSMA\_BE

Configure CCA (see Section 8.6)

MAX\_FRAME\_RETRIES (register 0x2C, XAH\_CTRL\_0) defines the maximum number of frame retransmissions.

The register bits MAX\_CSMA\_RETRIES (register 0x2C, XAH\_CTRL\_0) configure the number of CSMA-CA retries after a busy channel is detected.

The register bits CSMA\_SEED (registers 0x2D, 0x2E) define a random seed for the backoff-time random-number generator in the Atmel AT86RF233.

The register bits MAX\_BE and MIN\_BE (register 0x2F, CSMA\_BE) set the maximum and minimum CSMA backoff exponent (see [2]), respectively.





## 7.2.3 RX AACK ON - Receive with Automatic ACK

The RX\_AACK Extended Operating Mode handles reception and automatic acknowledgement of IEEE 802.15.4 compliant frames.

The general functionality of the RX\_AACK procedure is shown in Figure 7-12.

The gray shaded area is the standard flow of an RX\_AACK transaction for IEEE 802.15.4 compliant frames, refer to Section 7.2.3.2. All other procedures are exceptions for specific operating modes or frame formats, refer to Section 7.2.3.3.

In RX\_AACK\_ON state, the Atmel AT86RF233 listens for incoming frames. After detecting a valid PHR, the radio transceiver changes into BUSY\_RX\_AACK state and parses the frame content of the MAC header (MHR), refer to Section 8.1.2.

If the content of the MAC addressing fields of the received frame (refer to IEEE 802.15.4 Section 7.2.1) matches one of the configured addresses, dependent on the addressing mode, an address match interrupt IRQ\_5 (AMI) is issued, refer to Section 8.2. The reference address values are to be stored in registers 0x20 - 0x2B (Short address, PAN-ID and IEEE address). Frame filtering as described in Section 8.2 is also applied in Basic Operating Mode. However, in Basic Operating Mode, the result of frame filtering or FCS check do not affect the generation of an interrupt IRQ\_3 (TRX\_END).

Generally, at nodes configured as a normal device or a PAN coordinator, a frame is indicated by interrupt IRQ\_3 (TRX\_END) if the frame passes the Frame Filter and the FCS is valid. The interrupt is issued after the completion of the frame reception. The microcontroller can then read the frame data. An exception applies if promiscuous mode is enabled, see Section 7.2.3.2. In this case, an interrupt IRQ\_3 (TRX\_END) is issued for all frames.

During reception AT86RF233 parses bit[5] (ACK Request) of the frame control field of the received data or MAC command frame to check if an acknowledgement (ACK) reply is expected. If the bit is set and if the frame passes the third level of filtering, see IEEE 802.15.4-2006, Section 7.5.6.2, the radio transceiver automatically generates and transmits an ACK frame. The sequence number is copied from the received frame.

The content of the frame pending subfield of the ACK response is set by register bit AACK\_SET\_PD (register 0x2E, CSMA\_SEED\_1) when the ACK frame is sent in response to a data request MAC command frame, otherwise this subfield is set to zero.

By default, the acknowledgment frame is transmitted *aTurnaroundTime* (12 symbol periods; see IEEE 802.15.4-2006, Section 6.4.1) after the reception of the last symbol of a data or MAC command frame. Optionally, for non-compliant networks, this delay can be reduced to two symbols by register bit AACK\_ACK\_TIME (register 0x2E, XAH\_CTRL\_1).


If the register bit AACK\_DIS\_ACK (register 0x2E, CSMA\_SEED\_1) is set, no acknowledgement frame is sent even if an acknowledgment frame is requested. This is useful for operating the MAC hardware accelerator in promiscuous mode, see Section 7.2.3.2.

For slotted operation, the start of the transmission of acknowledgement frames is controlled by pin 11 (SLP\_TR), refer to Section 7.2.3.4.

The status of the RX\_AACK operation is indicated by register bits TRAC\_STATUS (register 0x02, TRAC\_STATUS), see Section 7.2.7.

During the operations described above, the AT86RF233 remains in BUSY\_RX\_AACK state.

Figure 7-12. Flow Diagram of RX\_AACK.





# 7.2.3.1 Description of RX\_AACK Configuration Bits

### Overview

RX\_AACK configuration as described below shall be done prior to switching the AT86RF233 into state RX\_AACK\_ON, refer to Section 7.2.1.

Table 7-5 summarizes all register bits which affect the behavior of an RX\_AACK transaction. For frame filtering it is further required to setup address registers to match the expected address.

A graphical representation of various operating modes is illustrated in Figure 7-12.

Table 7-5. Overview of RX\_AACK Configuration Bits.

Register Address	Register Bits	Register Name	Description
0x20,0x21 0x22,0x23		SHORT_ADDR_0/1 PAN_ADDR_0/1	Setup Frame Filter, see Section 8.2.1.
0x24		IEEE_ADDR_0	
 0x2B		 IEEE_ADDR_7	
0x0C	7	RX_SAFE_MODE	Dynamic frame buffer protection, see Section 11.8.
0x17	1	AACK_PROM_MODE	Support promiscuous mode.
0x17	2	AACK_ACK_TIME	Change auto acknowledge start time.
0x17	4	AACK_UPLD_RES_FT	Enable reserved frame type reception, needed to receive non-standard compliant frames, see Section 7.2.3.3.
0x17	5	AACK_FLTR_RES_FT	Filter reserved frame types like data frame type, needed for filtering of non-standard compliant frames, see Section 7.2.3.3.
0x2C	0	SLOTTED_OPERATION	If set, acknowledgment transmission has to be triggered by pin 11 (SLP_TR), see Section 7.2.3.4.
0x2E	3	AACK_I_AM_COORD	If set, the device is a PAN coordinator, that is responds to a null address, see Section 7.2.3.2.
0x2E	4	AACK_DIS_ACK	Disable generation of acknowledgment.
0x2E	5	AACK_SET_PD	Set frame pending subfield in Frame Control Field (FCF), refer to Section 8.1.2.2.
0x2E	7:6	AACK_FVN_MODE	Controls the ACK behavior, depending on FCF frame version number.

The usage of the RX\_AACK configuration bits for various operating modes of a node is explained in the following sections. Configuration bits not mentioned in the following two sections should be set to their reset values according to Table 14-2.

All registers mentioned in Table 7-5 are described in Section 7.2.6.

The general behavior of the "Atmel AT86RF233 Extended Feature Set", Chapter 11, settings:

- OQPSK\_DATA\_RATE (PSDU data rate)
- o OQPSK\_SCRAM\_EN (Scrambler for 2000kb/s data rate)
- SFD\_VALUE (alternative SFD value)

o ANT\_DIV (Antenna Diversity)

o RX\_PDT\_LEVEL (blocking frame reception of lower power signals)

o RPC (Reduced Power Consumption)

are completely independent from RX\_AACK mode and can be arbitrarily combined.

### 7.2.3.2 Configuration of IEEE Compliant Scenarios

## Device not operating as a PAN Coordinator

Table 7-6 shows a typical Atmel AT86RF233 RX\_AACK configuration of an IEEE 802.15.4 device operating as a normal device, rather than a PAN coordinator or router.

Table 7-6. Configuration of IEEE 802.15.4 Devices.

Register Address	Register Bits	Register Name	Description
0x20,0x21 0x22,0x23 0x24  0x2B		SHORT_ADDR_0/1 PAN_ADDR_0/1 IEEE_ADDR_0 IEEE_ADDR_7	Setup Frame Filter, see Section 8.2.1.
0x0C	7	RX_SAFE_MODE	<ul><li>O: Disable frame protection.</li><li>1: Enable frame protection.</li></ul>
0x2C	0	SLOTTED_OPERATION	<ul> <li>O: Slotted acknowledgment transmissions are not to be used.</li> <li>1: Slotted acknowledgment transmissions are to be used, see Section 7.2.3.4.</li> </ul>
0x2E	7:6	AACK_FVN_MODE	Controls the ACK behavior, depending on FCF frame version number.  b00: Acknowledges only frames with version number 0, that is according to IEEE 802.15.4-2003 frames.  b01: Acknowledges only frames with version number 0 or 1, that is frames according to IEEE 802.15.4-2006.  b10: Acknowledges only frames with version number 0 or 1 or 2.  b11: Acknowledges all frames, independent of the FCF frame version number.

Notes:

- The default value of the short address is 0xFFFF. Thus, if no short address has been configured, only frames with either the broadcast address or the IEEE address are accepted by the frame filter.
- 2. In the IEEE 802.15.4-2003 standard the frame version subfield does not yet exist but is marked as reserved. According to this standard, reserved fields have to be set to zero. At the same time, the IEEE 802.15.4-2003 standard requires ignoring reserved bits upon reception. Thus, there is a contradiction in the standard which can be interpreted in two ways:
  - a. If a network should only allow access to nodes compliant to IEEE 802.15.4-2003, then AACK FVN MODE should be set to zero.
  - b. If a device should acknowledge all frames independent of its frame version, AACK\_FVN\_MODE should be set to three. However, this may result in conflicts with co-existing IEEE 802.15.4-2006 standard compliant networks.

The same holds for PAN coordinators, see below.





### **PAN-Coordinator**

Table 7-7 shows the Atmel AT86RF233 RX\_AACK configuration for a PAN coordinator.

**Table 7-7**. Configuration of a PAN Coordinator.

Register Address	Register Bits	Register Name	Description
0x20,0x21 0x22,0x23 0x24 		SHORT_ADDR_0/1 PAN_ADDR_0/1 IEEE_ADDR_0	Setup Frame Filter, see Section 8.2.1.
0x2B	_	IEEE_ADDR_7	
0x0C	7	RX_SAFE_MODE	<ul><li><u>O</u>: Disable frame protection.</li><li>1: Enable frame protection.</li></ul>
0x2C	0	SLOTTED_OPERATION	<ul> <li>O: Slotted acknowledgment transmissions are not to be used.</li> <li>1: Slotted acknowledgment transmissions are to be used, see Section 7.2.3.4.</li> </ul>
0x2E	3	AACK_I_AM_COORD	1: Device is PAN coordinator.
0x2E	5	AACK_SET_PD	O: Frame pending subfield is not set in FCF.  1: Frame pending subfield is set in FCF.
0x2E	7:6	AACK_FVN_MODE	Controls the ACK behavior, depends on FCF frame version number.  b00: Acknowledges only frames with version number 0, that is according to IEEE 802.15.4-2003 frames.  b01: Acknowledges only frames with version number 0 or 1, that is frames according to IEEE 802.15.4-2006.  b10: Acknowledges only frames with version number 0 or 1 or 2.  b11: Acknowledges all frames, independent of the FCF frame version number.

### **Promiscuous Mode or Sniffer**

The promiscuous mode is described in IEEE 802.15.4-2006, Section 7.5.6.5. This mode is further illustrated in Figure 7-12. According to IEEE 802.15.4-2006 when in promiscuous mode, the MAC sub layer shall pass received frames with correct FCS to the next higher layer and shall not process them further. This implies that received frames should never be automatically acknowledged.

In order to support sniffer application and promiscuous mode, only second level filter rules as defined by IEEE 802.15.4-2006, Section 7.5.6.2, are applied to the received frame.

Table 7-8 shows a typical configuration of a device operating in promiscuous mode.

**Table 7-8**. Configuration of Promiscuous Mode.

Register Address	Register Bits	Register Name	Description
0x20,0x21		SHORT_ADDR_0/1	Each address shall be set: 0x00.
0x22,0x23		PAN_ADDR_0/1	
0x24		IEEE_ADDR_0	
0x2B		IEEE_ADDR_7	
0x17	1	AACK_PROM_MODE	1: Enable promiscuous mode.
0x2E	4	AACK_DIS_ACK	1: Disable generation of acknowledgment.
0x2E	7:6	AACK_FVN_MODE	Controls the ACK behavior, depends on FCF frame version number.
			<i>b00</i> : Acknowledges only frames with version number 0, that is according to IEEE 802.15.4-2003 frames.
			<u>b01</u> : Acknowledges only frames with version number 0 or 1, that is frames according to IEEE 802.15.4-2006.
			<i>b10</i> : Acknowledges only frames with version number 0 or 1 or 2.
			<i>b11</i> : Acknowledges all frames, independent of the FCF frame version number.

If the Atmel AT86RF233 radio transceiver is in promiscuous mode, second level of filtering according to IEEE 802.15.4-2006, Section 7.5.6.2, is applied to a received frame. However, an IRQ\_3 (TRX\_END) is issued even if the FCS is invalid. Thus, it is necessary to read register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI) after IRQ\_3 (TRX\_END) in order to verify the reception of a frame with a valid FCS. Alternatively, bit[7] of byte RX\_STATUS can be evaluated, refer to Section 6.3.2.

If a device, operating in promiscuous mode, receives a frame with a valid FCS which further passed the third level of filtering according to IEEE 802.15.4-2006, Section 7.5.6.2, an acknowledgement (ACK) frame would be transmitted. But, according to the definition of the promiscuous mode, a received frame shall not be acknowledged, even if requested. Thus, register bit AACK\_DIS\_ACK (register 0x2E, CSMA\_SEED\_1) must be set to one to disable ACK generation.

In all receive modes IRQ\_5 (AMI) interrupt is issued, when the received frame matches the node's address according to the filter rules described in Section 8.2.

Alternatively, in state RX\_ON (Basic Operating Mode, refer to Section 7.1), when a valid PHR is detected, an IRQ\_2 (RX\_START) is generated and the frame is received. The end of the frame reception is signalized with an IRQ\_3 (TRX\_END). At the same time the register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI) is updated with the result of the FCS check (see Section 8.3). According to the promiscuous mode definition the register bit RX\_CRC\_VALID needs to be checked in order to dismiss corrupted frames.

However, the RX\_AACK transaction additionally enables extended functionality like automatic acknowledgement and non-destructive frame filtering.





### 7.2.3.3 Configuration of non IEEE 802.15.4 Compliant Scenarios

#### Sniffer

Table 7-9 shows an Atmel AT86RF233 RX\_AACK configuration to setup a sniffer device. Other RX\_AACK configuration bits, refer to Table 7-5, should be set to their reset values.

All frames received are indicated by an IRQ\_2 (RX\_START) and IRQ\_3 (TRX\_END). After frame reception register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI) is updated with the result of the FCS check (see Section 8.3). The RX\_CRC\_VALID bit needs to be checked in order to dismiss corrupted frames.

**Table 7-9**. Configuration of a Sniffer Device.

Register Address	Register Bits	Register Name	Description
0x17	1	AACK_PROM_MODE	1: Enable promiscuous mode.
0x2E	4	AACK_DIS_ACK	1: Disable generation of acknowledgment.

This operating mode is similar to the promiscuous mode.

### Reception of Reserved Frames

In RX\_AACK mode, frames with reserved frame types (refer to Table 8-3) can also be handled. This might be required when implementing proprietary, non-standard compliant, protocols. The reception of reserved frame types is an extension of the AT86RF233 Frame Filter, see Section 8.2. Received frames are either handled like data frames, or may be allowed to completely bypass the Frame Filter. The flow chart in Figure 7-12 shows the corresponding state machine.

In addition to Table 7-6 or Table 7-7, the following Table 7-10 shows RX\_AACK configuration registers required to setup a node to receive reserved frame types.

**Table 7-10**. RX\_AACK Configuration to Receive Reserved Frame Types.

Register Address	Register Bits	Register Name	Description
0x17	4	AACK_UPLD_RES_FT	1: Enable reserved frame type reception.
0x17	5	AACK_FLTR_RES_FT	Filter reserved frame types like data frame type, see note below.
			<u>O</u> : Disable reserved frame types filtering.
			1: Enable reserved frame types filtering.

There are three different options for handling reserved frame types.

- AACK\_UPLD\_RES\_FT = 1, AACK\_FLT\_RES\_FT = 0:
   Any non-corrupted frame with a reserved frame type is indicated by an IRQ\_3 (TRX\_END) interrupt. No further address filtering is applied on those frames.
  - IRQ\_3 (TRX\_END) interrupt. No further address filtering is applied on those frames. An IRQ\_5 (AMI) interrupt is never generated and the acknowledgment subfield is ignored.
- 2. AACK\_UPLD\_RES\_FT = 1, AACK\_FLT\_RES\_FT = 1:
  - If AACK\_FLT\_RES\_FT = 1 any frame with a reserved frame type is filtered by the address filter similar to a data frame as described in the standard. This implies the generation of the IRQ\_5 (AMI) interrupts upon address match. An

IRQ\_3 (TRX\_END) interrupt is only generated if the address matched and the frame was not corrupted. An acknowledgment is only send, when the ACK request subfield was set in the received frame and an IRQ\_3 (TRX\_END) interrupt occurred.

### 3. AACK\_UPLD\_RES\_FT = 0:

Any received frame with a reserved frame type is discarded.

### Short Acknowledgment Frame (ACK) Start Timing

Register bit AACK\_ACK\_TIME (register 0x17, XAH\_CTRL\_1), see Table 7-11 defines the delay between the end of the frame reception and the start of the transmission of an acknowledgment frame.

Table 7-11. Overview of RX AACK Configuration Bits.

Register Register Name Address Bit		Register Name	Description		
0x17 2 AACK		AACK_ACK_TIME	<u>O</u> : IEEE 802.15.4 standard compliant acknowledgement timing of 12 symbol periods. In slotted acknowledgement operation mode, the acknowledgment frame transmission can be triggered two symbol periods after reception of the frame earliest.		
			1: Non-standard IEEE 802.15.4 reduced acknowledgment timing is set to 32µs (two symbol periods).		

This feature can be used in all scenarios, independent of other configurations. However, shorter acknowledgment timing is especially useful when using High Data Rate Modes to increase battery lifetime and to improve the overall data throughput; refer to Section 11.3.

### 7.2.3.4 RX\_AACK Slotted Operation - Slotted Acknowledgement

In networks using slotted operation the start of the acknowledgment frame, and thus the exact timing, must be provided by the microcontroller. Exact timing requirements for the transmission of acknowledgments in beacon-enabled networks are explained in IEEE 802.15.4-2006, Section 7.5.6.4.2. In conjunction with the microcontroller the Atmel AT86RF233 supports slotted acknowledgement operation. This mode is invoked by setting register bit SLOTTED\_OPERATION (register 0x2C, XAH\_CTRL\_0) to one.


If an acknowledgment (ACK) frame is to be transmitted in RX\_AACK mode, the radio transceiver expects a rising edge on pin 11 (SLP\_TR) to actually start the transmission. During this waiting period, the transceiver reports SUCCESS\_WAIT\_FOR\_ACK through register bits TRAC\_STATUS (register 0x02, XAH\_CTRL\_0), see Figure 7-12. The minimum delay between the occurrence of interrupt IRQ\_3 (TRX\_END) and pin start of the ACK frame in slotted operation is two symbol periods.

Figure 7-13 illustrates the timing of an RX\_AACK transaction in slotted operation. The acknowledgement frame is ready to transmit three symbol times after the reception of the last symbol of a data or MAC command frame indicated by IRQ\_3 (TRX\_END). The transmission of the acknowledgement frame is initiated by the microcontroller with the rising edge of pin 11 (SLP\_TR) and starts  $t_{TR10}$  = 16µs later. The interrupt latency  $t_{IRQ}$  is specified in Section 12.4.






Figure 7-13. Timing Example of an RX\_AACK Transaction for Slotted Operation.



### 7.2.3.5 RX\_AACK Mode Timing

A timing example of an RX\_AACK transaction is shown in Figure 7-14. In this example a data frame of length 10 with an ACK request is received. The Atmel AT86RF233 changes to state BUSY\_RX\_AACK after SFD detection. The completion of the frame reception is indicated by an IRQ\_3 (TRX\_END) interrupt. The interrupts IRQ\_2 (RX\_START) and IRQ\_5 (AMI) are disabled in this example. The ACK frame is automatically transmitted after aTurnaroundTime (12 symbols), assuming default acknowledgment frame start timing. The interrupt latency  $t_{IRQ}$  is specified in Section 12.4.

Figure 7-14. Timing Example of an RX\_AACK Transaction.



Note: 1. If register bit AACK\_ACK\_TIME (register 0x17, XAH\_CTRL\_1) is set, an acknowledgment frame is sent already two symbol times after the reception of the last symbol of a data or MAC command frame.

# 7.2.4 TX\_ARET\_ON - Transmit with Automatic Frame Retransmission and CSMA-CA Retry




Figure 7-15. Flow Diagram of TX\_ARET.





#### Overview

The implementation of TX\_ARET algorithm is shown in Figure 7-15.

The TX\_ARET Extended Operating Mode supports the frame transmission process as defined by IEEE 802.15.4-2006. It is invoked as described in Section 7.2.1 by writing TX\_ARET\_ON to register subfield TRX\_CMD (register 0x02, TRX\_STATE).

If a transmission is initiated in TX\_ARET mode, the Atmel AT86RF233 executes the CSMA-CA algorithm as defined by IEEE 802.15.4-2006, Section 7.5.1.4. If the CCA reports IDLE, the frame is transmitted from the Frame Buffer.

If an acknowledgement frame is requested, the radio transceiver checks for an ACK reply automatically. The CSMA-CA based transmission process is repeated until a valid acknowledgement is received or the number of frame retransmissions MAX\_FRAME\_RETRIES (register 0x2C, XAH\_CTRL\_0) is exceeded.

The completion of the TX\_ARET transaction is indicated by the IRQ\_3 (TRX\_END) interrupt, see Section 7.2.5.

### Description

Prior to invoking AT86RF233 TX\_ARET mode, the basic configuration steps as described in Section 7.2.2 shall be executed. It is further recommended to write the PSDU transmit data to the Frame Buffer in advance.

The transmit start event may either come from a rising edge on pin 11 (SLP\_TR), refer to Section 6.6, or by writing a TX\_START command to register bits TRX\_CMD (register 0x02, TRX\_STATE).

If the CSMA-CA detects a busy channel, it is retried as specified by the register bits MAX\_CSMA\_RETRIES (register 0x2C, XAH\_CTRL\_0). In case that CSMA-CA does not detect a clear channel after MAX\_CSMA\_RETRIES, it aborts the TX\_ARET transaction, issues interrupt IRQ\_3 (TRX\_END), and sets the value of the register bits TRAC\_STATUS to CHANNEL\_ACCESS\_FAILURE.

During transmission of a frame the radio transceiver parses bit[5] (ACK Request) of the MAC header (MHR) frame control field of the PSDU data (PSDU octet #1) to be transmitted to check if an ACK reply is expected.

If no ACK is expected, the radio transceiver issues IRQ\_3 (TRX\_END) directly after the frame transmission has been completed. The register bits TRAC\_STATUS (register 0x02, TRX\_STATE) are set to SUCCESS.

If an ACK is expected, after transmission the radio transceiver automatically switches to receive mode waiting for a valid ACK reply (that is matching sequence number and correct FCS). After receiving a valid ACK frame, the "Frame Pending" subfield of this frame is parsed and the status register bits TRAC\_STATUS are updated to SUCCESS or SUCCESS\_DATA\_PENDING accordingly, refer to Table 7-12. At the same time, the entire TX ARET transaction is terminated and interrupt IRQ 3 (TRX END) is issued.

If no valid ACK is received or after timeout of 54 symbol periods (864µs), the radio transceiver retries the entire transaction (CSMA-CA based frame transmission) until the maximum number of frame retransmissions is exceeded, see register bits MAX\_FRAME\_RETRIES (register 0x2C, XAH\_CTRL\_0). In that case, the TRAC\_STATUS is set to NO\_ACK, the TX\_ARET transaction is terminated, and interrupt IRQ\_3 (TRX\_END) is issued.

The current CSMA-CA and frame retransmission counter values of an ongoing TX\_ARET transaction can be retrieved by the register bits ARET\_FRAME\_RETRIES and ARET\_CSMA\_RETRIES (register 0x19, XAH\_CTRL\_2).

Note:

1. The acknowledgment receive procedure does not overwrite the Frame Buffer content. Transmit data in the Frame Buffer is not modified during the entire TX\_ARET transaction. Received frames, other than the expected ACK frame, are discarded automatically.

Additionally to the RX Frame Time stamping via pin 10 (DIG2), a TX Frame Time stamping within TX\_ARET mode can be activated, if the register bits IRQ\_2\_EXT\_EN (register 0x04, TRX\_CTRL\_1) and ARET\_TX\_TS\_EN (register 0x17, XAH\_CTRL\_1) are set to one, see Section 11.6.

After that, the microcontroller may read the value of the register bits TRAC\_STATUS (register 0x02, TRX\_STATE) to verify whether the transaction was successful or not. The register bits are set according to the following cases, additional exit codes are described in Section 7.2.6.

Table 7-12 summarizes the Extended Operating Mode result codes in register subfield TRAC\_STATUS (register 0x02, TRX\_STATE) with respect to the TX\_ARET transaction. Values are meaningful after an interrupt until the next frame transmit.

Table 7-12. Interpretation of TRAC\_STATUS Register Bits.

Value	Name	Description
<u>0</u>	SUCCESS	The transaction was responded to by a valid ACK, or, if no ACK is requested, after a successful frame transmission.
1	SUCCESS_DATA_PENDING	Equivalent to SUCCESS and indicating that the "Frame Pending" bit (see Section 8.1.2.2) of the received acknowledgment frame was set.
3	CHANNEL_ACCESS_FAILURE	Channel is still busy after attempting MAX_CSMA_RETRIES of CSMA-CA.
5	NO_ACK	No acknowledgement frames were received during all retry attempts.
7	INVALID	Transaction not yet finished.


A value of MAX\_CSMA\_RETRIES = 7 initiates an immediate TX\_ARET transaction without performing CSMA-CA. This can be used for example to transmit indirect data to a device. Further the value MAX\_FRAME\_RETRIES is ignored and the TX\_ARET transaction is performed only once.

A timing example of a TX\_ARET transaction is shown in Figure 7-16.





**Figure 7-16.** Timing Example of a TX\_ARET Transaction.



Notes:

- 1. t<sub>CSMA-CA</sub> defines the random CSMA-CA backoff time.
- 2. Timing figure t<sub>TR10</sub> and t<sub>TR11</sub> refer to Table 7-1.

Here an example data frame of length 10 with an ACK request is transmitted. After that, the Atmel AT86RF233 switches to receive mode and expects an acknowledgement response. During the whole transaction including frame transmit, wait for ACK and ACK receive the radio transceiver status register bits TRX\_STATUS (register 0x01, TRX\_STATUS) signals BUSY\_TX\_ARET.

A successful reception of the acknowledgment frame is indicated by triggering of IRQ\_3 (TRX\_END). The status register bits TRX\_STATUS (register 0x01, TRX\_STATUS) changes back to TX\_ARET\_ON state. When the frame pending subfield of the received ACK frame is set to one (more data is to follow) register bits TRAC\_STATUS (register 0x02, TRX\_STATE) are set either to SUCCESS\_DATA\_PENDING status instead of SUCCESS status.

### 7.2.5 Interrupt Handling

The Atmel AT86RF233 interrupt handling in the Extended Operating Mode is similar to the Basic Operating Mode, refer to Section 7.1.3. Interrupts can be enabled by setting the appropriate bit in register 0x0E (IRQ\_MASK).

For RX\_AACK and TX\_ARET modes the following interrupts inform about the status of a frame reception and transmission:

Table 7-13. Interrupt Handling in Extended Operating Mode.

Mode	Interrupt	Description
RX_AACK	IRQ_2 (RX_START)	Indicates a PHR reception
	IRQ_5 (AMI)	Issued at address match
	IRQ_3 (TRX_END)	Signals completion of RX_AACK transaction if successful  A received frame must pass the address filter  The FCS is valid
TX_ARET	IRQ_3 (TRX_END)	Signals completion of TX_ARET transaction
RX_AACK/ TX_ARET	IRQ_0 (PLL_LOCK)	Entering RX_AACK_ON or TX_ARET_ON state from TRX_OFF state, the PLL_LOCK interrupt signals that the transaction can be started

#### **RX AACK**

For support of the RX\_AACK functionality, it is recommended to enable IRQ\_3 (TRX\_END). This interrupt is issued only if frames pass the frame filtering, refer to Section 8.2, and have a valid FCS to reflect data validity. This functionality differs in Basic Operating Mode, refer to Section 7.1.3. The usage of other interrupts is optional.

On reception of a valid PHR an IRQ\_2 (RX\_START) is issued. IRQ\_5 (AMI) indicates address match, refer to filter rules in Section 8.2, and the completion of a frame reception with a valid FCS is indicated by interrupt IRQ\_3 (TRX\_END).

Thus, it can happen that an IRQ\_2 (RX\_START) and/or IRQ\_5 (AMI) are issued, but the IRQ\_3 (TRX\_END) interrupt is never triggered when a frame does not pass the FCS computation check.

### TX ARET

The IRQ\_3 (TRX\_END) interrupt is always generated after completing an TX\_ARET transaction. Subsequently the transaction status can be read from register bits TRAC\_STATUS (register 0x02, TRX\_STATE).

Several interrupts are automatically suppressed by the radio transceiver during TX\_ARET transaction. In contrast to Section 8.6, the CCA algorithm (part of CSMA-CA) does not generate interrupt IRQ\_4 (CCA\_ED\_DONE). Furthermore, the interrupts IRQ\_2 (RX\_START) and/or IRQ\_5 (AMI) are not generated during the TX\_ARET acknowledgment receive process.

All other interrupts as described in Section 6.7, are also available in Extended Operating Mode.





# 7.2.6 Register Summary

The following Atmel AT86RF233 registers are to be configured to control the Extended Operating Mode:

Table 7-14. Register Summary.

RegAddr.	Register Name	Description
0x01	TRX_STATUS	Radio transceiver status, CCA result
0x02	TRX_STATE	Radio transceiver state control, TX_ARET status
0x04	TRX_CTRL_1	TX_AUTO_CRC_ON
0x08	PHY_CC_CCA	CCA mode control, see Section 8.6.6
0x09	CCA_THRES	CCA ED threshold settings, see Section 8.6.6
0x17	XAH_CTRL_1	TX_ARET and RX_AACK control
0x19	XAH_CTRL_2	TX_ARET control
0x20 - 0x2B		Frame Filter configuration
		<ul> <li>Short address, PAN ID, and IEEE address</li> </ul>
		- See Section 8.2.3 and Section 8.2.4
0x2C	XAH_CTRL_0	TX_ARET control, retries value control
0x2D	CSMA_SEED_0	CSMA-CA seed value
0x2E	CSMA_SEED_1	CSMA-CA seed value, RX_AACK control
0x2F	CSMA_BE	CSMA-CA backoff exponent control

# 7.2.7 Register Description

## Register 0x01 (TRX\_STATUS):

The read-only register TRX\_STATUS signals the present state of the radio transceiver as well as the status of a CCA operation.

Figure 7-17. Register TRX STATUS.

J	- 3				
Bit	7	7 6 5		4	_
0x01	CCA_DONE	CCA_STATUS	reserved	TRX_STATUS	TRX_STATUS
Read/Write	R	R	R	R	
Reset value 0		0	0	0	
Bit	3	2	1	0	_
0x01	01		TATUS		TRX_STATUS
Read/Write	R	R	R	R	_
Reset value	0	0	0	0	

# • Bit 4:0 - TRX\_STATUS

The register bits TRX\_STATUS signal the current radio transceiver status.

Table 7-15. TRX\_STATUS.

Register Bits	Value	Description
TRX_STATUS	<u>0x00</u>	P_ON
	0x01	BUSY_RX
	0x02	BUSY_TX
	0x06	RX_ON

Register Bits	Value	Description
	80x0	TRX_OFF (CLK Mode)
	0x09	PLL_ON (TX_ON)
	0x0F <sup>(1)</sup>	SLEEP
	0x10	PREP_DEEP_SLEEP
	0x11 <sup>(2)</sup>	BUSY_RX_AACK
	0x12 <sup>(2)</sup>	BUSY_TX_ARET
	0x16 <sup>(2)</sup>	RX_AACK_ON
	0x19 <sup>(2)</sup>	TX_ARET_ON
	0x1F <sup>(3)</sup>	STATE_TRANSITION_IN_PROGRESS
		All other values are reserved

Notes: 1. In SLEEP or DEEP\_SLEEP state register not accessible.

- 2. Extended Operating Mode only.
- 3. Do not try to initiate a further state change while the radio transceiver is in STATE\_TRANSITION\_IN\_PROGRESS state.

A read access to TRX\_STATUS register signals the current radio transceiver state status. A state change is initiated by writing a state transition command to register bits TRX\_CMD (register 0x02, TRX\_STATE). Alternatively, some state transitions can be initiated by the rising edge of pin 11 (SLP\_TR) in the appropriate state.

# Register 0x02 (TRX\_STATE):

The radio transceiver states are advanced via register TRX\_STATE by writing a command word into register bits TRX\_CMD. The read-only register bits TRAC\_STATUS indicate the status or result of an Extended Operating Mode transaction.

Figure 7-18. Register TRX\_STATE.

Bit	7	6	5	4	
0x02 TRAC_STATUS TRX_CMD					TRX_STATE
Read/Write	R	R	R	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x02		TRX_STATE			
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	





## • Bit 7:5 - TRAC\_STATUS

### Table 7-16. TRAC\_STATUS.

Register Bits	Value	Description	RX_AACK	TX_ARET
TRAC_STATUS	0 <sup>(1)</sup>	SUCCESS	Х	Х
	1	SUCCESS_DATA_PENDING		Х
	2	SUCCESS_WAIT_FOR_ACK	Х	
	3	CHANNEL_ACCESS_FAILURE		Χ
	5	NO_ACK		Х
	7 <sup>(1)</sup>	INVALID	Х	Χ
		All other values are reserved		

Note:

1. Even though the reset value for register bits TRAC\_STATUS is zero, the RX\_AACK and TX\_ARET procedures set the register bits to TRAC\_STATUS = 7 (INVALID) when they are started.

The status of the RX\_AACK and TX\_ARET procedure is indicated by register bits TRAC\_STATUS. Values are meaningful after an interrupt until the next frame transmit. Details of the algorithm and a description of the status information are given in Section 7.2.3 and Section 7.2.4.

### **RX AACK**

SUCCESS\_WAIT\_FOR\_ACK: Indicates an ACK frame is about to be sent in RX AACK slotted acknowledgement. acknowledgement operation must be enabled with register bit SLOTTED OPERATION (register 0x2C, XAH XTRL 0). The microcontroller must pulse pin 11 (SLP\_TR) at the next backoff slot boundary in order to initiate a transmission of the ACK frame. For details refer to IEEE 802.15.4-2006, Section 7.5.6.4.2.

### TX ARET

SUCCESS\_DATA\_PENDING: Indicates a successful reception of an ACK frame with frame pending bit set to one.

### Bit 4:0 - TRX\_CMD

A write access to register bits TRX\_CMD initiate a radio transceiver state transition to the new state.

Table 7-17. TRX CMD.

144-0-1-11-11-11-11-11-11-11-11-11-11-11-11			
Value	Description		
<u>0x00</u> <sup>(1)</sup>	NOP		
0x02 <sup>(2)</sup>	TX_START		
0x03	FORCE_TRX_OFF		
0x04 <sup>(3)</sup>	FORCE_PLL_ON		
0x06	RX_ON		
0x08	TRX_OFF (CLK Mode)		
	0x00 <sup>(1)</sup> 0x02 <sup>(2)</sup> 0x03 0x04 <sup>(3)</sup> 0x06		

Register Bits	Value	Description
	0x09	PLL_ON (TX_ON)
	0x10	PREP_DEEP_SLEEP
	0x16 <sup>(4)</sup>	RX_AACK_ON
	0x19 <sup>(4)</sup>	TX_ARET_ON
		All other values are reserved

Notes: 1. TRX\_CMD = "0" after power on reset (POR).

- 2. The frame transmission starts one symbol after TX\_START command.
- 3. FORCE\_PLL\_ON is not valid for states P\_ON, SLEEP, DEEP\_SLEEP, and RESET, as well as STATE\_TRANSITION\_IN\_PROGRESS towards these states.
- 4. Extended Operating Mode only.

A successful state transition shall be confirmed by reading register bits TRX\_STATUS (register 0x01, TRX\_STATUS).

The register bits TRX\_CMD are used for Basic and Extended Operating Modes, refer to Section 7.1.

### Register 0x04 (TRX\_CTRL\_1):

The TRX\_CTRL\_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver.

Figure 7-19. Register TRX CTRL 1.

Bit	7	6	5	4	
0x04	PA_EXT_EN	IRQ_2_EXT_EN	TX_AUTO_CRC_ ON	RX_BL_CTRL	TRX_CTRL_1
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	1	0	
Bit	3	2	1	0	
0x04	SPI_CMD_MODE		IRQ_MASK_MODE	IRQ_POLARITY	TRX_CTRL_1
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	1	0	

### • Bit 5 - TX\_AUTO\_CRC\_ON

The register bit TX\_AUTO\_CRC\_ON controls the automatic FCS generation for transmit operations.

Table 7-18. TX AUTO CRC ON.

Register Bits	Value	Description
TX_AUTO_CRC_ON	0 Automatic FCS generation is disabled	
	1	Automatic FCS generation is enabled

Note: 1. The TX\_AUTO\_CRC\_ON function can be used within Basic and Extended Operating Modes.

For further details refer to Section 8.3.






### Register 0x17 (XAH\_CTRL\_1):

The XAH\_CTRL\_1 register is a multi-purpose controls register for Extended Operating Mode.

Figure 7-20. Register XAH\_CTRL\_1.



### • Bit 7 - ARET\_TX\_TS\_EN

If register bit ARET\_TX\_TS\_EN = 1, then any frame transmission within TX\_ARET mode is signaled via pin 10 (DIG2).

Table 7-19. ARET\_TX\_TS\_EN.

Register Bits	Value	Description
ARET_TX_TS_EN <u>0</u>		TX_ARET time stamping via pin 10 (DIG2) is disabled
	1 <sup>(1)</sup>	TX_ARET time stamping via pin 10 (DIG2) is enabled

Note: 1. It is necessary to set register bit IRQ\_2\_EXT\_EN (register 0x04, TRX\_CTRL\_1).

### • Bit 5 - AACK\_FLTR\_RES\_FT

Filter reserved frame types like data frame type. The register bit AACK\_FLTR\_RES\_FT shall only be set if register bit AACK\_UPLD\_RES\_FT = 1.

Table 7-20. AACK\_FLTR\_RES\_FT.

Register Bits	Value	Description
AACK_FLTR_RES_FT	<u>0</u> <sup>(1)</sup>	Filtering reserved frame types is disabled
	1 <sup>(2)</sup>	Filtering reserved frame types is enabled

Notes: 1. If AACK\_FLTR\_RES\_FT = 0 the received reserved frame is only checked for a valid FCS.

2. If AACK\_FLTR\_RES\_FT = 1 reserved frame types are filtered similar to data frames as specified in IEEE 802.15.4–2006.

Reserved frame types are explained in IEEE 802.15.4 Section 7.2.1.1.1.

## • Bit 4 - AACK\_UPLD\_RES\_FT

Upload reserved frame types within RX\_AACK mode.

Table 7-21. AACK UPLD RES FT.

Register Bits	Value	Description
AACK_UPLD_RES_FT <u>0</u>		Upload of reserved frame types is disabled
	1 <sup>(1)</sup>	Upload of reserved frame types is enabled

Note: 1. If AACK\_UPLD\_RES\_FT = 1 received frames indicated as a reserved frame are further processed. For those frames, an IRQ\_3 (TRX\_END) interrupt is generated if the FCS is valid.

In conjunction with the configuration bit AACK\_FLTR\_RES\_FT, these frames are handled like IEEE 802.15.4 compliant data frames during RX\_AACK transaction. An IRQ\_5 (AMI) interrupt is issued, if the addresses in the received frame match the node's addresses.

That means, if a reserved frame passes the third level filter rules, an acknowledgement frame is generated and transmitted if it was requested by the received frame. If this is not wanted register bit AACK\_DIS\_ACK (register 0x2E, CSMA\_SEED\_1) has to be set.

### • Bit 2 - AACK\_ACK\_TIME

The register bit AACK\_ACK\_TIME controls the acknowledgment frame response time within RX\_AACK mode.

Table 7-22. AACK\_ACK\_TIME.

Register Bits	Value	Description
AACK_ACK_TIME	O Acknowledgment time is 12 symbol periods (aTurnaroundTime)	
	1	Acknowledgment time is two symbol periods

According to IEEE 802.15.4-2006, Section 7.5.6.4.2 the transmission of an acknowledgment frame shall commence 12 symbol periods (aTurnaroundTime) after the reception of the last symbol of a data or MAC command frame. This is achieved with the reset value of the register bit AACK\_ACK\_TIME.

Alternatively, if AACK\_ACK\_TIME = 1 an acknowledgment frame is sent already two symbol periods after the reception of the last symbol of a data or MAC command frame. This may be applied to proprietary networks or networks using the High Data Rate Modes to increase battery lifetime and to improve the overall data throughput; refer to Section 11.3.

### Bit 1 - AACK\_PROM\_MODE

The register bit AACK\_PROM\_MODE enables the promiscuous mode, within the RX AACK mode.

Table 7-23. AACK\_PROM\_MODE.

Register Bits	Value	Description
AACK_PROM_MODE	<u>0</u>	Promiscuous mode is disabled
	1	Promiscuous mode is enabled

Refer to IEEE 802.15.4-2006 Section 7.5.6.5.

If this register bit is set, every incoming frame with a valid PHR finishes with IRQ\_3 (TRX\_END) interrupt even if the third level filter rules do not match or the FCS is





not valid. However, register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI) is set accordingly.

In contrast to IEEE 802.15.4-2006, if a frame passes the third level filter rules, an acknowledgement frame is generated and transmitted unless disabled by register bit AACK\_DIS\_ACK (register 0x2E, CSMA\_SEED\_1), or use Basic Operating Mode instead.

## Register 0x19 (XAH\_CTRL\_2):

The read-only register XAH\_CTRL\_2 retrieves the current counter values for Extended Operating Mode.

Figure 7-21. Register XAH\_CTRL\_2.

3	- 3				
Bit	7	6	5	4	_
0x19		XAH_CTRL_2			
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x19		ARET_CSMA_RETRIES	6	reserved	XAH_CTRL_2
Read/Write	R	R	R	R	_
Reset value	0	0	0	0	

### • Bit 7:4 - ARET FRAME RETRIES

Retrieves current frame retry counter value.

Table 7-24. ARET FRAME RETRIES.

Register Bits	Value	Description
ARET_FRAME_RETRIE	<u>0x0</u>	Minimum possible frame retry counter value
S	0xF	Maximum possible frame retry counter value

Note: 1. A new CCA\_BACKOFF cycle or new frame transmit cycle changed these value.

### • Bit 3:1 - ARET\_CSMA\_RETRIES

Retrieves current CSMA-CA retry counter value.

Table 7-25. ARET\_CSMA\_RETRIES.


Register Bits	Value	Description
ARET_CSMA_RETRIES		Minimum possible CSMA-CA retry counter value
	5	Maximum possible CSMA-CA retry counter value

Note: 1. A new CCA\_BACKOFF cycle or new frame transmit cycle changed these value.

# Register 0x2C (XAH\_CTRL\_0):

The XAH\_CTRL\_0 register is a control register for Extended Operating Mode.

Figure 7-22. Register XAH\_CTRL\_0.



### • Bit 7:4 - MAX\_FRAME\_RETRIES

Number of retransmission attempts in TX\_ARET mode before the transaction gets cancelled.

Table 7-26. MAX\_FRAME\_RETRIES.

Register Bits	Value	Description
MAX_FRAME_RETRIES	<u>0x3</u>	The setting of MAX_FRAME_RETRIES in TX_ARET mode specifies the number of attempts to retransmit a frame, when it was not acknowledged by the recipient, before the transaction gets cancelled.  Valid values are [0x7, 0x6,, 0x0].

## • Bit 3:1 - MAX\_CSMA\_RETRIES

Number of retries in TX\_ARET mode to repeat the CSMA-CA procedure before the transaction gets cancelled.

Table 7-27. MAX\_CSMA\_RETRIES.

Register Bits	Value	Description
MAX_CSMA_RETRIES	0 <sup>(1)</sup>	No retries
	1 <sup>(1)</sup>	One retry
	2 <sup>(1)</sup>	Two retries
	3 <sup>(1)</sup>	Three retries
	<u>4</u> <sup>(1)</sup>	Four retries
	5 <sup>(1)</sup>	Five retries
	7 <sup>(3)</sup>	Immediate frame transmission without performing CSMA-CA

Notes: 1. MAX\_CSMA\_RETRIES specifies the number of retries in TX\_ARET mode to repeat the CSMA-CA procedure before the transaction gets cancelled. According to IEEE 802.15.4 the valid range of MAX\_CSMA\_RETRIES is [5, 4, ..., 0].

- 2. MAX\_CSMA\_RETRIES = 6 is reserved.
- 3. A value of MAX\_CSMA\_RETRIES = 7 initiates an immediate frame transmission without performing CSMA-CA. No retry is performed. This may especially be required for slotted acknowledgement operation.





## • Bit 0 - SLOTTED\_OPERATION

For RX\_AACK mode, the register bit SLOTTED\_OPERATION determines, if the transceiver will require a time base for slotted operation.

Table 7-28. SLOTTED\_OPERATION.

Register Bits	Value	Description
SLOTTED_OPERATION	<u>0</u>	The radio transceiver operates in unslotted mode. An acknowledgment frame is automatically sent if requested.
	1	The transmission of an acknowledgement frame has to be controlled by the microcontroller.

Using RX\_AACK mode in networks operating in beacon or slotted mode, refer to IEEE 802.15.4-2006, Section 5.5.1, register bit SLOTTED\_OPERATION indicates that acknowledgement frames are to be sent on backoff slot boundaries (slotted acknowledgement), refer to Section 7.2.3.4.

If this register bit is set the acknowledgement frame transmission has to be initiated by the microcontroller using the rising edge of pin 11 (SLP\_TR). This waiting state is signaled in register bits TRAC\_STATUS (register 0x02, TRX\_STATE) with value SUCCESS\_WAIT\_FOR\_ACK.

### Register 0x2D (CSMA\_SEED\_0):

The register CSMA\_SEED\_0 contains the lower 8-bit of CSMA\_SEED.

Figure 7-23. Register CSMA\_SEED\_0.

Bit	7	6	5	4	
0x2D		CSMA_SEED_0			
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	1	1	0	
Bit	3	2	1	0	
0x2D		CSMA_SEED_0			
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	0	1	0	

## • Bit 7:0 - CSMA\_SEED\_0

Lower 8-bit of CSMA\_SEED, bits[7:0]. Used as seed for random number generation in the CSMA-CA algorithm.

Table 7-29. CSMA\_SEED\_0.

Register Bits	Value	Description
CSMA_SEED_0	<u>0xEA</u>	This register contains the lower 8-bit of the CSMA_SEED, bits[7:0]. The higher 3-bit are part of register bits CSMA_SEED_1 (register 0x2E, CSMA_SEED_1). CSMA_SEED is the seed for the random number generation that determines the length of the backoff period in the CSMA-CA algorithm.

Notes:

- It is recommended to initialize register bits CSMA\_SEED\_0 and CSMA\_SEED\_1 with random values. This can be done using register bits RND\_VALUE (register 0x06, PHY\_RSSI), refer to Section 11.2.
- The content of register bits CSMA\_SEED\_0 and CSMA\_SEED\_1 initializes the TX\_ARET random backoff generator after wakeup from DEEP\_SLEEP state. It is recommended to reinitialize both registers after every DEEP\_SLEEP state with a random value.

#### Register 0x2E (CSMA\_SEED\_1):

The CSMA\_SEED\_1 register is a control register for RX\_AACK and contains a part of the CSMA\_SEED for the CSMA-CA algorithm.

Figure 7-24. Register CSMA\_SEED\_1.

Bit	7	6	5	4	_
0x2E	AACK_F\	N_MODE	AACK_SET_PD	AACK_DIS_ACK	CSMA_SEED_1
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	1	0	0	
Bit _	3	2	1	0	_
0x2E	AACK_I_AM_ COORD		CSMA_SEED_1		CSMA_SEED_1
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	1	0	

#### Bit 7:6 - AACK\_FVN\_MODE

The register bits AACK\_FVN\_MODE control the ACK behavior dependent on FCF frame version number within RX\_AACK mode.

Table 7-30. AACK\_FVN\_MODE.

Register Bits	Value	Description
AACK_FVN_MODE	0	Accept frames with version number 0
	<u>1</u>	Accept frames with version number 0 or 1
	2	Accept frames with version number 0 or 1 or 2
	3	Accept frames independent of frame version number

Note: 1. AACK\_FVN\_MODE value one indicates frames according to IEEE 802.15.4–2006, a value of three indicates frames according to IEEE 802.15.4–2003 standard.

The frame control field of the MAC header (MHR) contains a frame version subfield. The setting of register bits AACK\_FVN\_MODE specifies the frame filtering behavior of the Atmel AT86RF233. According to the content of these register bits the radio transceiver passes frames with a specific frame version number, number group, or independent of the frame version number.

Thus the register bits AACK\_FVN\_MODE defines the maximum acceptable frame version. Received frames with a higher frame version number than configured do not pass the frame filter and are not acknowledged.

The frame version field of the acknowledgment frame is set to zero according to IEEE 802.15.4-2006, Section 7.2.2.3.1 Acknowledgment frame MHR fields.





## • Bit 5 - AACK\_SET\_PD

The content of AACK\_SET\_PD bit is copied into the frame pending subfield of the acknowledgment frame if the ACK is the response to a data request MAC command frame.

Table 7-31. AACK SET PD.

Register Bits Value		Description
AACK_SET_PD	<u>0</u>	Pending data bit set to zero
	1	Pending data bit set to one

In addition, if register bits AACK\_FVN\_MODE (register 0x2E, CSMA\_SEED\_1) are configured to accept frames with a frame version other than zero or one, the content of register bit AACK\_SET\_PD is also copied into the frame pending subfield of the acknowledgment frame for any MAC command frame with a frame version of two or three that have the security enabled subfield set to one. This is done with the assumption that a future version of the IEEE 802.15.4-2006 [2] standard might change the length or structure of the auxiliary security header.

#### • Bit 4 - AACK\_DIS\_ACK

If this bit is set no acknowledgment frames are transmitted in RX\_AACK Extended Operating Mode, even if requested.

Table 7-32. AACK DIS ACK.

Register Bits Value		Description
AACK_DIS_ACK	<u>0</u>	Acknowledgment frames are transmitted
	1	Acknowledgment frames are not transmitted

#### Bit 3 - AACK\_I\_AM\_COORD

This register bit has to be set if the node is a PAN coordinator. It is used for frame filtering in RX\_AACK.

Table 7-33. AACK\_I\_AM\_COORD.

Register Bits Value		Description
AACK_I_AM_COORD <u>0</u>		PAN coordinator addressing is disabled
	1	PAN coordinator addressing is enabled

If AACK\_I\_AM\_COORD = 1 and if only source addressing fields are included in a data or MAC command frame, the frame shall be accepted only if the device is the PAN coordinator and the source PAN identifier matches *macPANId*, for details refer to IEEE 802.15.4-2006, Section 7.5.6.2 (third-level filter rule six).

### • Bit 2:0 - CSMA\_SEED\_1

Higher 3-bit of CSMA\_SEED, bits[10:8]. Seed for random number generation in the CSMA-CA algorithm.

Table 7-34. CSMA\_SEED\_1.

Register Bits	Value	Description
CSMA_SEED_1	<u>2</u>	These register bits are the higher 3-bit of the CSMA_SEED, bits [10:8]. The lower part is in register 0x2D (CSMA_SEED_0), see register CSMA_SEED_0 for details.

## Register 0x2F (CSMA\_BE):

The register CSMA\_BE contains the backoff exponents for the CSMA-CA algorithm.

Figure 7-25. Register CSMA\_BE.

Bit _	7	6	5	4	_
0x2F		MAX	(_BE		CSMA_BE
Read/Write	R/W	R/W	R/W	R/W	<del>_</del>
Reset value	0	1	0	1	
Bit	3	2	1	0	
0x2F		MIN	I_BE		CSMA_BE
Read/Write	R/W	R/W	R/W	R/W	<del></del> "
Reset value	0	0	1	1	

Note: 1. If MIN\_BE = 0 and MAX\_BE = 0 the CCA backoff period is always set to zero.

## • Bit 7:4 - MAX\_BE

Maximum backoff exponent in the CSMA-CA algorithm.

Table 7-35. MAX\_BE.

Register Bits	Value	Description
MAX_BE	<u>0x5</u>	Register bits MAX_BE defines the maximum backoff exponent used in the CSMA-CA algorithm to generate a pseudo random number for CCA backoff. Valid values are [0x8, 0x7,, 0x0].

For details refer to IEEE 802.15.4-2006, Section 7.5.1.4.

## • Bit 3:0 - MIN\_BE

Minimum backoff exponent in the CSMA-CA algorithm.

Table 7-36. MIN\_BE.

Register Bits	Value	Description
MIN_BE	<u>0x3</u>	Register bits MIN_BE defines the minimum backoff exponent used in the CSMA-CA algorithm to generate a pseudo random number for CCA backoff.  Valid values are [MAX_BE, (MAX_BE – 1),, 0x0].

For details refer to IEEE 802.15.4-2006, Section 7.5.1.4.





# **8 Functional Description**

### 8.1 Introduction - IEEE 802.15.4-2006 Frame Format

Figure 8-1 provides an overview of the physical layer (PHY) frame structure as defined by the IEEE 802.15.4-2006 standard. Figure 8-2 shows the medium access control layer (MAC) frame structure.

Figure 8-1. IEEE 802.15.4 Frame Format - PHY-Layer Frame Structure (PPDU).

PHY Protocol Data Unit (PPDU)					
Preamble Sequence SFD Frame Length PHY Payload					
5 octets Synchronization Header (SHR)		1 octet (PHR)	Maximum 127 octets PHY Service Data Unit (PSDU)		
			MAC Protocol Data Unit (MPDU)		

## 8.1.1 PHY Protocol Data Unit (PPDU)

#### 8.1.1.1 Synchronization Header (SHR)

The SHR consists of a four-octet preamble field (all zero), followed by a single byte start-of-frame delimiter (SFD) which has the predefined value 0xA7. During transmission, the SHR is automatically generated by the Atmel AT86RF233, thus the Frame Buffer shall contain PHR and PSDU only, see Section 6.3.2.

The transmission of the SHR requires 160µs (10 symbols). As the SPI data rate is normally higher than the over-air data rate, this allows the microcontroller to initiate a transmission without having transferred the full frame data already. Instead it is possible to subsequently write the frame content.

The fact that the SPI data rate is normally higher than over-the-air data rate, allows the microcontroller to first initiate a frame transmission and then as the SHR is transmitted write the frame data. This is to minimize frame buffer data fill overhead transmission delay.

During a frame reception, the SHR is used for synchronization purposes. The matching SFD determines the beginning of the PHR and the following PSDU payload data.

### 8.1.1.2 PHY Header (PHR)

The PHY header is a single octet following the SHR. The least significant seven bits denote the frame length of the following PSDU, while the most significant bit of that octet is reserved, and shall be set to zero for IEEE 802.15.4 compliant frames.

On reception, the PHR is returned as the first octet during Frame Buffer read access. While the IEEE 802.15.4-2006 standard declares bit seven of the PHR octet as being reserved, the AT86RF233 preserves this bit upon transmission and reception so it can be used to carry additional information within proprietary networks. Nevertheless, this bit is not considered to be a part of the frame length, so only frames between one and 127 octets are possible. For IEEE 802.15.4 compliant operation bit[7] has to be masked by software.

In transmit mode, the PHR needs to be supplied as the first octet during Frame Buffer write access, see Section 6.3.2.

In receive mode, the PHR (that is frame length greater than zero) is returned as the first octet during Frame Buffer read access (see Section 6.3.2) and is signaled by an interrupt IRQ\_2 (RX\_START).

## 8.1.1.3 PHY Payload (PHY Service Data Unit, PSDU)

The PSDU has a variable length between zero and *aMaxPHYPacketSize* (127, maximum PSDU size in octets). The length of the PSDU is signaled by the frame length field (PHR), refer to Table 8-1. The PSDU contains the MAC protocol data unit (MPDU), where the last two octets are used for the Frame Check Sequence (FCS), see Section 8.3.

Received frames with a frame length field set to zero (invalid PHR) are not signaled to the microcontroller.

Table 8-1 summarizes the type of payload versus the frame length value.

**Table 8-1**. Frame Length Field – PHR.

Frame Length Va	lue	Payload
0 - 4		Reserved
5		MPDU (Acknowledgement)
6 – 8		Reserved
9 - aMaxPHYPacke	tSize	MPDU

## 8.1.1.4 Timing Summary

Table 8-2 shows timing information for the above mentioned frame structure depending on the selected data rate.

Table 8-2. PPDU Timing.

PHY Mode	PSDU	Header		Duration		
	Bit Rate [kb/s]	Bit Rate [kb/s]	SHR [µs]	PHR [µs]	Max. PSDU [ms]	
O-QPSK (1)	250	250	160	32	4.064	
O-QPSK (2)	500	250	160	32	2.032	
	1000	250	160	32	1.016	
	2000	250	160	32	0.508	

Notes: 1.


- 1. Compliant to IEEE 802.15.4-2006 [2].
- 2. High Data Rate Modes, see Section 11.3.



## 8.1.2 MAC Protocol Data Unit (MPDU)

Figure 8-2 shows the frame structure of the MAC layer.

Figure 8-2. IEEE 802.15.4-2006 Frame Format - MAC-Layer Frame Structure (MPDU).



### 8.1.2.1 MAC Header (MHR) Fields

The MAC header consists of the Frame Control Field (FCF), a sequence number, and the addressing fields (which are of variable length, and can even be empty in certain situations).

### 8.1.2.2 Frame Control Field (FCF)

The FCF consists of 16 bits, and occupies the first two octets of the MPDU or PSDU, respectively.

Figure 8-3. IEEE 802.15.4-2006 Frame Control Field (FCF).

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Frame Type	e	Sec. Enabled	Frame Pending	ACK Request	PAN ID Comp.		Reserved			nation ng mode	Frame	Version	Sou addressi	
	Frame Control Field 2 octets														

**Bits [2:0]**: describes the "Frame Type". Table 8-3 summarizes frame types defined by IEEE 802.15.4-2006 [2], Section 7.2.1.1.1.

Table 8-3. Frame Control Field - Frame Type Subfield.

Frame Control Field I	Bit Assignments	Description
Frame Type Value b <sub>2</sub> b <sub>1</sub> b <sub>0</sub>	Value	
000	0	Beacon
001	1	Data
010	2	Acknowledge
011	3	MAC command
100 – 111	4 – 7	Reserved

This subfield is used for frame filtering by the third level filter rules. By default, only frame types 0-3 pass the third level filter rules, refer to Section 8.2. Automatic frame filtering by the Atmel AT86RF233 is enabled when using the RX\_AACK mode, refer to Section 7.2.3.

However, a reserved frame (frame type value > 3) can be received if register bit AACK\_UPLD\_RES\_FT (register 0x17, XAH\_CTRL\_1) is set, for details refer to Section 7.2.3.3.

Frame filtering is also provided in Basic Operating Mode, refer to Section 7.1.

**Bit 3**: indicates whether security processing applies to this frame. This field is evaluated by the Frame Filter.

**Bit 4**: is the "Frame Pending" subfield. This field can be set in an acknowledgment frame (ACK) in response to a data request MAC command frame. This bit indicates that the node, which transmitted the ACK, might have more data to send to the node receiving the ACK.

Note:

For acknowledgment frames automatically generated by the AT86RF233, this
bit is set according to the content of register bit AACK\_SET\_PD in register 0x2E
(CSMA\_SEED\_1) if the received frame was a data request MAC command
frame

**Bit 5**: forms the "Acknowledgment Request" subfield. If this bit is set within a data or MAC command frame that is not broadcast, the recipient shall acknowledge the reception of the frame within the time specified by IEEE 802.15.4 (that is within 192μs for non beacon-enabled networks).

The radio transceiver parses this bit during RX\_AACK mode and transmits an acknowledgment frame if necessary.

In TX\_ARET mode this bit indicates if an acknowledgement frame is expected after transmitting a frame. If this is the case, the receiver waits for the acknowledgment frame, otherwise the TX\_ARET transaction is finished.

**Bit 6**: the "PAN ID Compression" subfield, indicates that in a frame where both the destination and source addresses are present, the PAN ID is omitted from the source addressing field. This bit is evaluated by the Frame Filter of the Atmel AT86RF233. This subfield was previously named "Intra-PAN".

**Bits [11:10]**: the "Destination Addressing Mode" subfield describes the format of the destination address of the frame. The values of the address modes are summarized in Table 8-4, according to IEEE 802.15.4.

**Table 8-4**. Frame Control Field – Destination and Source Addressing Mode.

Frame Control Field	Bit Assignments	Description
Addressing Mode Value  b <sub>11</sub> b <sub>10</sub> b <sub>15</sub> b <sub>14</sub>		
00	0	PAN identifier and address fields are not present
01	1	Reserved
10	2	Address field contains a 16-bit short address
11	3	Address field contains a 64-bit extended address





If the destination address mode is either two or three (that is if the destination address is present), it always consists of a 16-bit PAN-ID first, followed by either the 16-bit or 64-bit address as described by the mode.

**Bits [13:12]**: the "Frame Version" subfield specifies the version number corresponding to the frame, see Table 8-5. These bits are reserved in IEEE 802.15.4-2003.

This subfield shall be set to zero to indicate a frame compatible with IEEE 802.15.4-2003 and one to indicate an IEEE 802.15.4-2006 frame. All other subfield values shall be reserved for future use.

RX\_AACK register bits AACK\_FVN\_MODE (register 0x2E, CSMA\_SEED\_1) controls the behavior of frame acknowledgements. This register determines if, depending on the Frame Version Number, a frame is acknowledged or not. This is necessary for backward compatibility to IEEE 802.15.4-2003 and for future use. Even if frame version numbers two and three are reserved, it can be handled by the radio transceiver, for details refer to Section 7.2.7.

See IEEE 802.15.4-2006 [2], Section 7.2.3, for details on frame compatibility.

Table 8-5. Frame Control Field – Frame Version Subfield.

Frame Control Field	Bit Assignments	Description
Frame Version Value b <sub>13</sub> b <sub>12</sub>		
00	0	Frames are compatible with IEEE 802.15.4-2003
01	1	Frames are compatible with IEEE 802.15.4-2006
10	2	Reserved
11	3	Reserved

**Bits [15:14]**: the "Source Addressing Mode" subfield, with similar meaning as "Destination Addressing Mode", see Table 8-4.

The addressing field description bits of the FCF (Bits 0–2, 3, 6, 10–15) affect the Atmel AT86RF233 Frame Filter, see Section 8.2.

## 8.1.2.3 Frame Compatibility between IEEE 802.15.4-2003 and IEEE 802.15.4-2006

All unsecured frames according to IEEE 802.15.4-2006 are compatible with unsecured frames compliant with IEEE 802.15.4-2003 with two exceptions: a coordinator realignment command frame with the "Channel Page" field present (see IEEE 802.15.4-2006 [2], Section 7.3.8) and any frame with a MAC Payload field larger than aMaxMACSafePayloadSize octets.

Compatibility for secured frames is shown in Table 8-6, which identifies the security operating modes for IEEE 802.15.4-2003 and IEEE 802.15.4-2006.

**Table 8-6.** Frame Control Field – Security and Frame Version.

Frame Control Field	Bit Assignments	Description
Security Enabled	Frame Version	]
<b>b</b> <sub>3</sub>	b <sub>13</sub> b <sub>12</sub>	
0	00	No security. Frames are compatible between IEEE 802.15.4-2003 and IEEE 802.15.4-2006.
0	01	No security. Frames are not compatible between IEEE 802.15.4-2003 and IEEE 802.15.4-2006.
1	00	Secured frame formatted according to IEEE 802.15.4-2003. This frame type is not supported in IEEE 802.15.4-2006.
1	01	Secured frame formatted according to IEEE 802.15.4-2006.

#### 8.1.2.4 Sequence Number

The one-octet sequence number following the FCF identifies a particular frame, so that duplicated frame transmissions can be detected. While operating in RX\_AACK mode, the content of this field is copied from the frame to be acknowledged into the acknowledgment frame.

#### 8.1.2.5 Addressing Fields

The addressing fields of the MPDU are used by the Atmel AT86RF233 for address matching indication. The destination address (if present) is always first, followed by the source address (if present). Each address field consists of the PAN-ID and a device address. If both addresses are present, and the "PAN ID compression" subfield in the FCF is set to one, the source PAN-ID is omitted.

Note that in addition to these general rules, IEEE 802.15.4 further restricts the valid address combinations for the individual possible MAC frame types. For example, the situation where both addresses are omitted (source addressing mode = 0 and destination addressing mode = 0) is only allowed for acknowledgment frames. The address filter in the AT86RF233 has been designed to apply to IEEE 802.15.4 compliant frames. It can be configured to handle other frame formats and exceptions.

#### 8.1.2.6 Auxiliary Security Header Field

The Auxiliary Security Header specifies information required for security processing and has a variable length. This field determines how the frame is actually protected (security level) and which keying material from the MAC security PIB is used (see IEEE 802.15.4-2006 [2], Section 7.6.1). This field shall be present only if the Security Enabled subfield b3, see Section 8.1.2.3, is set to one. For details of its structure, see IEEE 802.15.4-2006, Section 7.6.2 Auxiliary security header.

#### 8.1.2.7 MAC Service Data Unit (MSDU)

This is the actual MAC payload. It is usually structured according to the individual frame type. A description can be found in IEEE 802.15.4-2006, Section 5.5.3.2.

### 8.1.2.8 MAC Footer (MFR) Fields

The MAC footer consists of a two octet Frame Checksum (FCS), for details refer to Section 8.3.





#### 8.2 Frame Filter

Frame Filtering is a procedure that evaluates whether or not a received frame matches predefined criteria, like source or destination address or frame types. A filtering procedure as described in IEEE 802.15.4-2006 Section 7.5.6.2 (Third level of filtering) is applied to the frame to accept a received frame and to generate the address match interrupt IRQ\_5 (AMI).

The Atmel AT86RF233 Frame Filter passes only frames that satisfy all of the following requirements/rules (quote from IEEE 802.15.4-2006, Section 7.5.6.2):

- 1. The Frame Type subfield shall not contain a reserved frame type.
- 2. The Frame Version subfield shall not contain a reserved value.
- 3. If a destination PAN identifier is included in the frame, it shall match *macPANId* or shall be the broadcast PAN identifier (0xFFFF).
- 4. If a short destination address is included in the frame, it shall match either *macShortAddress* or the broadcast address (0xFFFF). Otherwise, if an extended destination address is included in the frame, it shall match *aExtendedAddress*.
- 5. If the frame type indicates that the frame is a beacon frame, the source PAN identifier shall match *macPANId* unless *macPANId* is equal to 0xFFFF, in which case the beacon frame shall be accepted regardless of the source PAN identifier.
- 6. If only source addressing fields are included in a data or MAC command frame, the frame shall be accepted only if the device is the PAN coordinator and the source PAN identifier matches *macPANId*.

Moreover the AT86RF233 has two additional requirements:

- 7. The frame type shall indicate that the frame is not an acknowledgment (ACK) frame.
- 8. At least one address field must be present.

Address match, indicated by interrupt IRQ\_5 (AMI), is further controlled by the content of subfields of the frame control field of a received frame according to the following rule:

If Destination Addressing Mode is 0/1 and Source Addressing Mode is zero (see Section 8.1.2.2), no interrupt IRQ\_5 (AMI) is generated. This effectively causes all acknowledgement frames not to be announced, which would otherwise always pass the filter, regardless of whether they are intended for this device or not.

For backward compatibility to IEEE 802.15.4-2003 third level filter rule two (Frame Version) can be disabled by register bits AACK\_FVN\_MODE (register 0x2E, CSMA\_SEED\_1).

Frame filtering is available in Extended and Basic Operating Mode. A frame that passes the Frame Filter generates the interrupt IRQ\_5 (AMI) if not masked.

Notes:

- 1. Filter rule one is affected by register bits AACK\_FLTR\_RES\_FT and AACK\_UPLD\_RES\_FT, Section 7.2.7.
- 2. Filter rule two is affected by register bits AACK\_FVN\_MODE, Section 7.2.7.

## 8.2.1 Configuration

The Frame Filter is configured by setting the appropriate address variables and several additional properties as described in Table 8-7.

Table 8-7. Frame Filter Configuration.

Register Address	Register Bits	Register Name	Description
0x20,0x21 0x22,0x23 0x24 		SHORT_ADDR_0/1 PAN_ADDR_0/1 IEEE_ADDR_0	Set macShortAddress, macPANId, and aExtendedAddress as described in [2].
0x2B		IEEE_ADDR_7	
0x17	1	AACK_PROM_MODE	<ul><li><u>0</u>: Disable promiscuous mode.</li><li>1: Enable promiscuous mode.</li></ul>
0x17	4	AACK_UPLD_RES_FT	Enable reserved frame type reception, needed to receive non-standard compliant frames, see Section 8.2.2.  O: Disable reserved frame type reception.  1: Enable reserved frame type reception.
0x17	5	AACK_FLTR_RES_FT	Filter reserved frame types like data frame type, needed for filtering of non-standard compliant frames.  O: Disable reserved frame types filtering.  1: Enable reserved frame types filtering.
0x2E	3	AACK_I_AM_COORD	<ul><li>O: Device is not PAN coordinator.</li><li>1: Device is PAN coordinator.</li></ul>
0x2E	7:6	AACK_FVN_MODE	Controls the ACK behavior, depends on FCF frame version number.  b00: Acknowledges only frames with version number 0, that is according to IEEE 802.15.4-2003 frames.  b01: Acknowledges only frames with version number 0 or 1, that is frames according to IEEE 802.15.4-2006.  b10: Acknowledges only frames with version number 0 or 1 or 2.  b11: Acknowledges all frames, independent of the FCF frame version number.

### 8.2.2 Handling of Reserved Frame Types

Reserved frame types (as described in Section 7.2.3.3) are treated according to bits AACK\_UPLD\_RES\_FT and AACK\_FLTR\_RES\_FT of register 0x17 (XAH\_CTRL\_1) with three options:

1. AACK\_UPLD\_RES\_FT = 1, AACK\_FLT\_RES\_FT = 0:

Any non-corrupted frame with a reserved frame type is indicated by an IRQ\_3 (TRX\_END) interrupt. No further address filtering is applied on those frames. An IRQ\_5 (AMI) interrupt is never generated and the acknowledgment subfield is ignored.





## 2. AACK\_UPLD\_RES\_FT = 1, AACK\_FLT\_RES\_FT = 1:

If AACK\_FLT\_RES\_FT = 1 any frame with a reserved frame type is filtered by the address filter similar to a data frame as described in the standard. This implies the generation of the IRQ\_5 (AMI) interrupts upon address match. An IRQ\_3 (TRX\_END) interrupt is only generated if the address matched and the frame was not corrupted. An acknowledgment is only send, when the ACK request subfield was set in the received frame and an IRQ\_3 (TRX\_END) interrupt occurred.

## 3. AACK\_UPLD\_RES\_FT = 0:

Any received frame with a reserved frame type is discarded.

## 8.2.3 Register Description

### Register 0x17 (XAH\_CTRL\_1):

The XAH\_CTRL\_1 register is a multi-purpose controls register for Extended Operating Mode.

Figure 8-4. Register XAH\_CTRL\_1.

Bit	7	<u> </u>	5	4	
0x17	ARET TX TS EN	reserved	AACK_FLTR_RES_	AACK_UPLD_RES_	XAH CTRL 1
	/ 4 1 = 1 _ 1 / 2   1 0 _ = 1 1	1000.100	FT	FT	, u u
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x17	reserved	AACK_ACK_TIME	AACK_PROM_ MODE	AACK_SPC_EN	XAH_CTRL_1
Read/Write	R	R/W	R/W	R/W	
Reset value	0	0	0	0	

#### Bit 5 - AACK\_FLTR\_RES\_FT

Filter reserved frame types like data frame type. The register bit AACK\_FLTR\_RES\_FT shall only be set if register bit AACK\_UPLD\_RES\_FT = 1.

Table 8-8. AACK\_FLTR\_RES\_FT.

Register Bits	Value	Description
AACK_FLTR_RES_FT	<u>0</u> <sup>(1)</sup>	Filtering reserved frame types is disabled
	1 <sup>(2)</sup>	Filtering reserved frame types is enabled

Notes: 1. If AACK\_FLTR\_RES\_FT = 0 the received reserved frame is only checked for a valid FCS.

2. If AACK\_FLTR\_RES\_FT = 1 reserved frame types are filtered similar to data frames as specified in IEEE 802.15.4–2006.

Reserved frame types are explained in IEEE 802.15.4 Section 7.2.1.1.1.

#### • Bit 4 - AACK\_UPLD\_RES\_FT

Upload reserved frame types within RX\_AACK mode.

Table 8-9. AACK\_UPLD\_RES\_FT.

Register Bits	Value	Description
AACK_UPLD_RES_FT	<u>0</u>	Upload of reserved frame types is disabled
	1 <sup>(1)</sup>	Upload of reserved frame types is enabled

Note: 1. If AACK\_UPLD\_RES\_FT = 1 received frames indicated as a reserved frame are further processed. For those frames, an IRQ\_3 (TRX\_END) interrupt is generated if the FCS is valid.

In conjunction with the configuration bit AACK\_FLTR\_RES\_FT, these frames are handled like IEEE 802.15.4 compliant data frames during RX\_AACK transaction. An IRQ\_5 (AMI) interrupt is issued, if the addresses in the received frame match the node's addresses.

That means, if a reserved frame passes the third level filter rules, an acknowledgement frame is generated and transmitted if it was requested by the received frame. If this is not wanted register bit AACK\_DIS\_ACK (register 0x2E, CSMA\_SEED\_1) has to be set.

#### Bit 1 - AACK\_PROM\_MODE

The register bit AACK\_PROM\_MODE enables the promiscuous mode, within the RX\_AACK mode.

Table 8-10. AACK PROM MODE.

Register Bits	Value	Description
AACK_PROM_MODE	<u>0</u>	Promiscuous mode is disabled
	1	Promiscuous mode is enabled

Refer to IEEE 802.15.4-2006 Section 7.5.6.5.

If this register bit is set, every incoming frame with a valid PHR finishes with IRQ\_3 (TRX\_END) interrupt even if the third level filter rules do not match or the FCS is not valid. However, register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI) is set accordingly.

In contrast to IEEE 802.15.4-2006, if a frame passes the third level filter rules, an acknowledgement frame is generated and transmitted unless disabled by register bit AACK\_DIS\_ACK (register 0x2E, CSMA\_SEED\_1), or use Basic Operating Mode instead.





### Register 0x2E (CSMA\_SEED\_1):

The CSMA\_SEED\_1 register is a control register for RX\_AACK and contains a part of the CSMA\_SEED for the CSMA-CA algorithm.

Figure 8-5. Register CSMA SEED 1.

Bit	7	6	5	4	_
0x2E	AACK_FV	N_MODE	AACK_SET_PD	AACK_DIS_ACK	CSMA_SEED_1
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	1	0	0	
Bit	3	2	1	0	_
0x2E	AACK_I_AM_ COORD		CSMA_SEED_1		CSMA_SEED_1
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	1	0	

### • Bit 7:6 - AACK\_FVN\_MODE

The register bits AACK\_FVN\_MODE control the ACK behavior dependent on FCF frame version number within RX\_AACK mode.

Table 8-11. AACK\_FVN\_MODE.

Register Bits	Value	Description
AACK_FVN_MODE	0	Accept frames with version number 0
	<u>1</u>	Accept frames with version number 0 or 1
	2	Accept frames with version number 0 or 1 or 2
	3	Accept frames independent of frame version number

Note: 1. AACK\_FVN\_MODE value one indicates frames according to IEEE 802.15.4–2006, a value of three indicates frames according to IEEE 802.15.4–2003 standard.

The frame control field of the MAC header (MHR) contains a frame version subfield. The setting of register bits AACK\_FVN\_MODE specifies the frame filtering behavior of the Atmel AT86RF233. According to the content of these register bits the radio transceiver passes frames with a specific frame version number, number group, or independent of the frame version number.

Thus the register bits AACK\_FVN\_MODE defines the maximum acceptable frame version. Received frames with a higher frame version number than configured do not pass the frame filter and are not acknowledged.

The frame version field of the acknowledgment frame is set to zero according to IEEE 802.15.4-2006, Section 7.2.2.3.1 Acknowledgment frame MHR fields.

#### Bit 3 - AACK\_I\_AM\_COORD

This register bit has to be set if the node is a PAN coordinator. It is used for frame filtering in RX\_AACK.

Table 8-12. AACK\_I\_AM\_COORD.

Register Bits	Value	Description
AACK_I_AM_COORD	<u>0</u>	PAN coordinator addressing is disabled
	1	PAN coordinator addressing is enabled

If AACK\_I\_AM\_COORD = 1 and if only source addressing fields are included in a data or MAC command frame, the frame shall be accepted only if the device is the PAN coordinator and the source PAN identifier matches *macPANId*, for details refer to IEEE 802.15.4-2006, Section 7.5.6.2 (third-level filter rule six).

## 8.2.4 Register Description - Address Registers

## Register 0x20 (SHORT\_ADDR\_0):

This register contains the lower 8-bit of the MAC short address for Frame Filter address recognition, bits[7:0].


Figure 8-6. Register SHORT\_ADDR\_0.

Bit	7	6	5	4	
0x20	SHORT_ADDR_0				SHORT_ADDR_0
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	1	1	1	
Bit	3	2	1	0	
0x20	SHORT_ADDR_0				SHORT_ADDR_0
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	1	1	1	

## Register 0x21 (SHORT\_ADDR\_1):

This register contains the higher 8-bit of the MAC short address for Frame Filter address recognition, bits[15:8].

Figure 8-7. Register SHORT\_ADDR\_1.







## Register 0x22 (PAN\_ID\_0):

This register contains the lower 8-bit of the MAC PAN ID for Frame Filter address recognition, bits[7:0].

Figure 8-8. Register PAN\_ID\_0.

Bit	7	6	5	4	_
0x22		PAN	_ID_0		PAN_ID_0
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	1	1	1	1	
Bit	3	2	1	0	_
0x22		PAN_ID_0			
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	1	1	1	1	

## Register 0x23 (PAN\_ID\_1):

This register contains the higher 8-bit of the MAC PAN ID for Frame Filter address recognition, bits[15:8].


Figure 8-9. Register PAN\_ID\_1.

Bit	7	6	5	4	<u></u>
0x23		PAN	_ID_1		PAN_ID_1
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	1	1	1	1	
Bit	3	2	1	0	
0x23	PAN_ID_1				PAN_ID_1
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	1	1	1	1	

## Register 0x24 (IEEE\_ADDR\_0):

This register contains the lower 8-bit of the MAC IEEE address for Frame Filter address recognition, bits[7:0].

Figure 8-10. Register IEEE\_ADDR\_0.



### Register 0x25 (IEEE\_ADDR\_1):

This register contains 8-bit of the MAC IEEE address for Frame Filter address recognition, bits[15:8].

Figure 8-11. Register IEEE\_ADDR\_1.

Bit	7	6	5	4	
0x25		IEEE_/	ADDR_1		IEEE_ADDR_1
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x25		IEEE_/	ADDR_1		IEEE_ADDR_1
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	

### Register 0x26 (IEEE\_ADDR\_2):

This register contains 8-bit of the MAC IEEE address for Frame Filter address recognition, bits[23:16].


Figure 8-12. Register IEEE\_ADDR\_2.

Bit	7	6	5	4	
0x26		IEEE_A	ADDR_2		IEEE_ADDR_2
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x26	IEEE_ADDR_2				IEEE_ADDR_2
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	

## Register 0x27 (IEEE\_ADDR\_3):

This register contains 8-bit of the MAC IEEE address for Frame Filter address recognition, bits[31:24].

Figure 8-13. Register IEEE\_ADDR\_3.







## Register 0x28 (IEEE\_ADDR\_4):

This register contains 8-bit of the MAC IEEE address for Frame Filter address recognition, bits[39:32].

Figure 8-14. Register IEEE\_ADDR\_4.

Bit	7	6	5	4			
0x28		IEEE_ADDR_4					
Read/Write	R/W	R/W	R/W	R/W			
Reset value	0	0	0	0			
Bit	3	2	1	0			
0x28		IEEE_ADDR_4					
Read/Write	R/W	R/W	R/W	R/W			
Reset value	0	0	0	0			

## Register 0x29 (IEEE\_ADDR\_5):

This register contains 8-bit of the MAC IEEE address for Frame Filter address recognition, bits[47:40].


Figure 8-15. Register IEEE\_ADDR\_5.

Bit	7	6	5	4	
0x29		IEEE_/	ADDR_5		IEEE_ADDR_5
Read/Write	R/W	R/W	R/W	R/W	<del></del>
Reset value	0	0	0	0	
Bit	3	2	1	0	<u></u>
0x29		IEEE_ADDR_5			
Read/Write	R/W	R/W	R/W	R/W	<del></del>
Reset value	0	0	0	0	

## Register 0x2A (IEEE\_ADDR\_6):

This register contains 8-bit of the MAC IEEE address for Frame Filter address recognition, bits[55:48].

Figure 8-16. Register IEEE\_ADDR\_6.



# Register 0x2B (IEEE\_ADDR\_7):

This register contains the higher 8-bit of the MAC IEEE Frame Filter address for address recognition, bits[63:56].

Figure 8-17. Register IEEE\_ADDR\_7.

_	_				
Bit	7	6	5	4	
0x2B		IEEE_A	ADDR_7		IEEE_ADDR_7
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	<u>-</u>
0x2B		IEEE_A	ADDR_7		IEEE_ADDR_7
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	





# 8.3 Frame Check Sequence (FCS)

The Frame Check Sequence (FCS) is characterized by:

- . Indication of bit errors, based on a cyclic redundancy check (CRC) of length 16 bit
- A use of International Telecommunication Union (ITU) CRC polynomial
- · Automatical evaluation during reception
- Automatical generation during transmission

#### 8.3.1 Overview

The FCS is intended for use at the MAC layer to detect corrupted frames at a first level of filtering. It is computed by applying an ITU CRC polynomial to all transferred bytes following the length field (MHR and MSDU fields). The frame check sequence has a length of 16 bit and is located in the last two bytes of a frame (MAC footer, see Figure 8-2).

The Atmel AT86RF233 applies an FCS check on each received frame. The FCS check result is stored in register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI).

On transmission the radio transceiver generates and appends the FCS bytes during the frame transmission. This behavior can be disabled by setting register bit TX\_AUTO\_CRC\_ON = 0 (register 0x04, TRX\_CTRL\_1).

#### 8.3.2 CRC Calculation

The CRC polynomial used in IEEE 802.15.4 networks is defined by

$$G_{16}(x) = x^{16} + x^{12} + x^5 + 1.$$

The FCS shall be calculated for transmission using the following algorithm:

Let

$$M(x) = b_0 x^{k-1} + b_1 x^{k-2} + \dots + b_{k-2} x + b_{k-1}$$

be the polynomial representing the sequence of bits for which the checksum is to be computed. Multiply M(x) by  $x^{16}$ , giving the polynomial

$$N(x) = M(x) \cdot x^{16}.$$

Divide N(x) modulo two by the generator polynomial,  $G_{16}(x)$ , to obtain the remainder polynomial,

$$R(x) = r_0 x^{15} + r_1 x^{14} + ... + r_{14} x + r_{15}.$$

The FCS field is given by the coefficients of the remainder polynomial, R(x).

## Example:

Considering a five octet ACK frame. The MHR field consists of

0100 0000 0000 0000 0101 0110.

The leftmost bit (b<sub>0</sub>) is transmitted first in time. The FCS is in this case

0010 0111 1001 1110.

The leftmost bit  $(r_0)$  is transmitted first in time.

#### 8.3.3 Automatic FCS Generation

The automatic FCS generation is activated with register bit TX\_AUTO\_CRC\_ON = 1. This allows the Atmel AT86RF233 to compute the FCS autonomously. For a frame with a frame length specified as N ( $3 \le N \le 127$ ), the FCS is calculated on the first N-2 octets in the Frame Buffer, and the resulting FCS field is transmitted in place of the last two octets from the Frame Buffer.

If the radio transceiver's automatic FCS generation is enabled, the Frame Buffer write access can be stopped right after MAC payload. There is no need to write FCS dummy bytes.

In RX\_AACK mode, when a received frame needs to be acknowledged, the FCS of the ACK frame is always automatically generated by the AT86RF233, independent of the TX AUTO CRC ON setting.

#### Example:

A frame transmission of length five with TX\_AUTO\_CRC\_ON set, is started with a Frame Buffer write access of five bytes (the last two bytes can be omitted). The first three bytes are used for FCS generation; the last two bytes are replaced by the internally calculated FCS.

#### 8.3.4 Automatic FCS Check

An automatic FCS check is applied on each received frame with a frame length  $N \ge 2$ . Register bit RX\_CRC\_VALID (register 0x06, PHY\_RSSI) is set if the FCS of a received frame is valid. The register bit is updated when issuing interrupt IRQ\_3 (TRX\_END) and remains valid until the next TRX\_END interrupt caused by a new frame reception. In addition, bit[7] of byte RX\_STATUS is set accordingly, refer to Section 6.3.2.


In Extended Operating Mode, the RX\_AACK procedure does not accept a frame if the corresponding FCS is not valid, that is no IRQ\_3 (TRX\_END) interrupt is issued. When operating in TX\_ARET mode, the FCS of a received ACK is automatically checked. If it is not correct, the ACK is not accepted; refer to Section 7.2.4 for automated retries.

#### 8.3.5 Register Description

#### Register 0x04 (TRX\_CTRL\_1):

The TRX\_CTRL\_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver.

Figure 8-18. Register TRX\_CTRL\_1.







### • Bit 5 - TX\_AUTO\_CRC\_ON

The register bit TX\_AUTO\_CRC\_ON controls the automatic FCS generation for transmit operations.

Table 8-13. TX\_AUTO\_CRC\_ON.

Register Bits	Value	Description
TX_AUTO_CRC_ON	0	Automatic FCS generation is disabled
	<u>1</u>	Automatic FCS generation is enabled

Note: 1. The TX\_AUTO\_CRC\_ON function can be used within Basic and Extended Operating Modes.

## Register 0x06 (PHY\_RSSI):

The PHY\_RSSI register is a multi-purpose register that indicates FCS validity, to provide random numbers, and a RSSI value.

Figure 8-19. Register PHY\_RSSI.

Bit	7	6	5	4	
0x06	RX_CRC_VALID	RND_	VALUE	RSSI	PHY_RSSI
Read/Write	R	R	R	R	
Reset value	0	1	1	0	
Bit	3	2	1	0	
0x06		R	SSI		PHY_RSSI
Read/Write	R	R	R	R	
Reset value	0	0	0	0	

#### • Bit 7 - RX\_CRC\_VALID

The register bit RX\_CRC\_VALID signals the FCS check status for a received frame.

Table 8-14. RX\_CRC\_VALID.

Register Bits	Value	Description
RX_CRC_VALID	<u>0</u>	FCS is not valid
	1	FCS is valid

Reading this register bit indicates whether the last received frame has a valid FCS or not. The register bit is updated when issuing interrupt IRQ\_3 (TRX\_END) and remains valid until the next TRX\_END interrupt is issued, caused by a new frame reception.

# 8.4 Received Signal Strength Indicator (RSSI)

The Atmel AT86RF233 Received Signal Strength Indicator is characterized by:

- Minimum RSSI level is -91dBm (RSSI<sub>BASE VAL</sub>)
- Dynamic range is 87dB
- Minimum RSSI value is 0
- Maximum RSSI value is 28

#### 8.4.1 Overview

The RSSI is a 5-bit value indicating the receive power in the selected channel, in steps of 3dB. No attempt is made to distinguish IEEE 802.15.4 signals from others, only the received signal strength is evaluated. The RSSI provides the basis for an ED measurement, see Section 8.5.

#### 8.4.2 Reading RSSI

In Basic Operating Modes, the RSSI value is valid in any receive state and is updated every  $t_{RSSI} = 2\mu s$ . The current RSSI value can be accessed by reading register bits RSSI (register 0x06, PHY\_RSSI).

It is not recommended reading the RSSI value when using the Extended Operating Modes or Smart Receiving, see Section 11.10.2.2. Instead, the automatically generated ED value should be used, see Section 8.5.


### 8.4.3 Data Interpretation

The RSSI value is a 5-bit value in a range of zero to 28, indicating the receiver input power in steps of about 3dB.

A RSSI value of zero indicates a receiver RF input power of  $P_{RF} \le -91$ dBm. For a RSSI value in the range of one to 28, the RF input power can be calculated as follows:

 $P_{RF}[dBm] = RSSI_{BASE\_VAL}[dBm] + 3[dB] \times RSSI$ 

Figure 8-20. Mapping between RSSI Value and Received Input Power.







## 8.4.4 Register Description

### Register 0x06 (PHY\_RSSI):

The PHY\_RSSI register is a multi-purpose register that indicates FCS validity, to provide random numbers, and a RSSI value.

Figure 8-21. Register PHY\_RSSI.

Bit	7	6	5	4	_
0x06	RX_CRC_VALID	RND_	VALUE	RSSI	PHY_RSSI
Read/Write	R	R	R	R	-
Reset value	0	1	1	0	
Bit	3	2	1	0	
0x06		R	SSI		PHY_RSSI
Read/Write	R	R	R	R	-
Reset value	0	0	0	0	

#### • Bit 4:0 - RSSI

Received signal strength as a linear curve on a logarithmic input power scale with a resolution of 3dB.

Table 8-15. RSSI.

Register Bits	Value	Description
RSSI	<u>0x00</u>	Minimum RSSI value
	0x1C	Maximum RSSI value

The result of the automated RSSI measurement is stored in register bits RSSI (register 0x06, PHY\_RSSI). The value is updated every  $t_{RSSI} = 2\mu s$  in any receive state.

The read value is a number between zero and 28 indicating the received signal strength as a linear curve on a logarithmic input power scale with a resolution of 3dB. An RSSI value of zero indicates an RF input power of  $P_{RF} \le -91dBm$  (RSSI<sub>BASE\_VAL</sub>), a value of 28 a power of  $P_{RF} \ge -7dBm$  (see parameter RSSI<sub>MAX</sub> specified in Section 12.7).

# 8.5 Energy Detection (ED)

The Atmel AT86RF233 Energy Detection (ED) module is characterized by:

- 84 unique energy levels defined
- 1dB resolution
- A measurement time of eight symbol periods for IEEE 802.15.4 compliant data rates

#### 8.5.1 Overview

The receiver ED measurement (ED scan procedure) can be used as a part of a channel selection algorithm. It is an estimation of the received signal power within the bandwidth of an IEEE 802.15.4 channel. No attempt is made to identify or decode signals on the channel. The ED value is calculated by averaging RSSI values over eight symbols (128µs).

For High Data Rate Modes the automated ED measurement duration is reduced to 32µs, refer to Section 11.3. For manually initiated ED measurements in these modes the measurement period is still 128µs as long as the receiver is in RX\_ON state.

#### 8.5.2 Measurement Description

There are two ways to initiate an ED measurement:

- Manually, by writing an arbitrary value to register 0x07 (PHY\_ED\_LEVEL), or
- Automatically, after detection of a valid SHR of an incoming frame.

### Manually:

For manually initiated ED measurements, the radio transceiver needs to be either in the state RX\_ON or BUSY\_RX. The end of the ED measurement time (eight symbol periods plus a processing time) is indicated by the interrupt IRQ\_4 (CCA\_ED\_DONE) and the measurement result is stored in register 0x07 (PHY\_ED\_LEVEL), refer to t<sub>ED</sub> in Table 7-2.

In order to avoid interference with an automatically initiated ED measurement, the SHR detection can be disabled by setting register bit RX\_PDT\_DIS (register 0x15, RX\_SYN), refer to Section 9.1.

Note:

 It is not recommended to manually initiate an ED measurement when using the Extended Operating Mode.

### Automatically:

An automated ED measurement is started upon SHR detection. The end of the automated measurement is not signaled by an interrupt.

When using Basic Operating Mode, a valid ED value from the currently received frame is accessible 108µs after IRQ\_2 (RX\_START) and remains valid until a new RX\_START interrupt is generated by the next incoming frame or until another ED measurement is initiated.

When using the Extended Operating Mode, it is recommended to mask IRQ\_2 (RX\_START), thus the interrupt cannot be used as timing reference. A successful frame reception is signalized by interrupt IRQ\_3 (TRX\_END). The minimum time span between an IRQ\_3 (TRX\_END) interrupt and a following SFD detection is  $t_{SHR\_SYNC} = 96\mu s$  due to the length of the SHR. Including the





ED measurement time, the ED value needs to be read within 224µs after the TRX\_END interrupt; otherwise, it could be overwritten by the result of the next measurement cycle. This is important for time critical applications or if interrupt IRQ\_2 (RX\_START) is not used to indicate the reception of a frame.

Note:

2. The ED result is not updated during the rest of the frame reception, even by requesting an ED measurement manually.

#### 8.5.3 Data Interpretation

The PHY\_ED\_LEVEL is an 8-bit register. The ED\_LEVEL value of the Atmel AT86RF233 has a valid range from 0x00 to 0x53 with a resolution of 1dB. Values 0x54 to 0xFE do not occur and a value of 0xFF indicates the reset value.

Due to environmental conditions (temperature, voltage, semiconductor parameters, etc.) the calculated ED\_LEVEL value has a maximum tolerance of ±5dB, this is to be considered as constant offset over the measurement range.

An ED\_LEVEL value of zero indicates a receiver RF input power of  $P_{RF} \le -91 dBm$  (see parameter RSSI<sub>BASE\_VAL</sub>, Section 12.7). For an ED\_LEVEL value in the range of one to 83, the RF input power can be calculated as follows:

 $P_{RF}[dBm] = RSSI_{BASE\_VAL}[dBm] + 1[dB] \times ED\_LEVEL$ 




Figure 8-22. Mapping between Received Input Power and ED Value.

## 8.5.4 Interrupt Handling

Interrupt IRQ\_4 (CCA\_ED\_DONE) is issued at the end of a manually initiated ED measurement.

Note:

 An ED request should only be initiated in receive states. Otherwise the radio transceiver generates an IRQ\_4 (CCA\_ED\_DONE); however no ED measurement was performed.

## 8.5.5 Register Description

#### Register 0x07 (PHY\_ED\_LEVEL):

The PHY\_ED\_LEVEL register contains the result of an ED measurement.

Figure 8-23. Register PHY\_ED\_LEVEL.

Bit _	7	6	5	4	<u></u>
0x07		ED_L	EVEL		PHY_ED_LEVEL
Read/Write	R	R	R	R	
Reset value	1	1	1	1	
Bit _	3	2	1	0	
0x07		ED_L	EVEL		PHY_ED_LEVEL
Read/Write	R	R	R	R	
Reset value	1	1	1	1	

## • Bit 7:0 - ED\_LEVEL

The register bits ED\_LEVEL signals the ED level for the current channel.

Table 8-16. ED\_LEVEL.

Register Bits	Value	Description
ED_LEVEL	0x00	Minimum ED level value
	0x53	Maximum ED level value
	<u>0xFF</u>	Reset value

The minimum ED value zero indicates receiver power less than or equal RSSI<sub>BASE\_VAL</sub>. The range is 83dB with a resolution of 1dB and an accuracy of ±5dB. The value 0xFF signals that no measurement has been started yet (reset value).

A manual ED measurement can be initiated by a write access to the register.

The measurement duration is eight symbol periods (128µs) for a data rate of 250kb/s.

For High Data Rate Modes the automated measurement duration is reduced to  $32\mu s$ , refer to Section 11.3. For manually initiated ED measurements in these modes the measurement period is still  $128\mu s$  as long as the receiver is in RX\_ON state.





# 8.6 Clear Channel Assessment (CCA)

The main features of the Clear Channel Assessment (CCA) module are:

- All four modes are available as defined by IEEE 802.15.4-2006 in Section 6.9.9
- · Adjustable threshold for energy detection algorithm

#### 8.6.1 Overview

A CCA measurement is used to detect a clear channel. Four CCA modes are specified by IEEE 802.15.4-2006:

Table 8-17. CCA Mode Overview.

CCA Mode	Description
<u>1</u>	Energy above threshold.
	CCA shall report a busy medium upon detecting any energy above the ED threshold.
2	Carrier sense only.
	CCA shall report a busy medium only upon the detection of a signal with the modulation and spreading characteristics of an IEEE 802.15.4 compliant signal. The signal strength may be above or below the ED threshold.
0, 3	Carrier sense with energy above threshold.
	CCA shall report a busy medium using a logical combination of
	<ul> <li>Detection of a signal with the modulation and spreading characteristics of this standard and</li> </ul>
	- Energy above the ED threshold.
	Where the logical operator may be configured as either OR (mode 0) or AND (mode 3).

## 8.6.2 Configuration and Request

The CCA modes are configurable via register 0x08 (PHY\_CC\_CCA).

When in Basic Operating Mode, an CCA request can be initiated manually by setting CCA\_REQUEST = 1 (register 0x08, PHY\_CC\_CCA), if the Atmel AT86RF233 is in any RX state. The current channel status (CCA\_STATUS) and the CCA completion status (CCA\_DONE) are accessible through register 0x01 (TRX\_STATUS).

The CCA evaluation is done over eight symbol periods and the result is accessible  $t_{\text{CCA}} = 180 \mu \text{s}$  (max.) (128 $\mu \text{s}$  measurement duration and processing delay) after the request, refer to Table 7-2. The end of a manually initiated CCA measurement is indicated by an interrupt IRQ\_4 (CCA\_ED\_DONE).

The register bits CCA\_ED\_THRES (register 0x09, CCA\_THRES) defines the receive power threshold of the "energy above threshold" algorithm. The threshold is calculated by:

 $P_{CCA ED THRES}[dBm] = RSSI_{BASE VAL}[dBm] + 2[dB] \times CCA\_ED\_THRES.$ 

Any received power above this level is interpreted as a busy channel.

Note: 1. It is not recommended to manually initiate an CCA measurement when using the Extended Operating Mode.

## 8.6.3 Data Interpretation

The Atmel AT86RF233 current channel status (CCA\_STATUS) and the CCA completion status (CCA\_DONE) are accessible through register 0x01 (TRX\_STATUS).

Note: 1. The register bits CCA\_DONE and CCA\_STATUS are cleared in response to a CCA\_REQUEST.

The completion of a measurement cycle is indicated by CCA\_DONE = 1. If the radio transceiver detects no signal (idle channel) during the CCA evaluation period, the CCA\_STATUS bit is set to one; otherwise, it is set to zero.

When using the "energy above threshold" algorithm, a received power above  $P_{\text{CCA ED THRES}}$  is interpreted as a busy channel.

When using the "carrier sense" algorithm (that is CCA\_MODE = 0, 2, and 3), the AT86RF233 reports a busy channel upon detection of a PHY mode specific IEEE 802.15.4 signal above RSSI<sub>BASE\_VAL</sub> (see Section 12.7). The AT86RF233 is also capable of detecting signals below this value, but the detection probability decreases with decreasing signal power. It is almost zero at the radio transceivers sensitivity level (see parameter  $P_{\text{SENS}}$  on Section 12.7).

### 8.6.4 Interrupt Handling

Interrupt IRQ\_4 (CCA\_ED\_DONE) is issued at the end of a manually initiated CCA measurement.

Note:

A CCA request should only be initiated in Basic Operating Mode receive states.
 Otherwise the radio transceiver generates an IRQ\_4 (CCA\_ED\_DONE) and sets the register bit CCA\_DONE = 1, even though no CCA measurement was performed.

#### 8.6.5 Measurement Time

The response time for a manually initiated CCA measurement depends on the receiver state.

In RX\_ON state, the CCA measurement is done over eight symbol periods and the result is accessible upon the event IRQ\_4 (CCA\_ED\_DONE) or upon CCA\_DONE = 1 (register 0x01, TRX\_STATUS).

In BUSY\_RX state, the CCA measurement duration depends on the CCA mode and the CCA request relative to the detection of the SHR. The end of the CCA measurement is indicated by IRQ\_4 (CCA\_ED\_DONE). The variation of a CCA measurement period in BUSY RX state is described in Table 8-18.

It is recommended to perform CCA measurements in RX\_ON state only. To avoid switching accidentally to BUSY\_RX state, the SHR detection can be disabled by setting register bit RX\_PDT\_DIS (register 0x15, RX\_SYN), refer to Section 9.1. The receiver remains in RX\_ON state to perform a CCA measurement until the register bit RX\_PDT\_DIS is set back to continue the frame reception. In this case, the CCA measurement duration is eight symbol periods.



Table 8-18. CCA Measurement Period and Access in BUSY\_RX state.

CCA Mode	Request within ED measurement <sup>(1)</sup>	Request after ED measurement			
<u>1</u>	Energy above threshold.				
	CCA result is available after finishing automated ED measurement period.	CCA result is immediately available after request.			
2	Carrier sense only.	Carrier sense only.			
	CCA result is immediately available after request.				
3	Carrier sense with Energy above threshold (AND).				
	CCA result is available after finishing automated ED measurement period.	CCA result is immediately available after request.			
0	Carrier sense with Energy above threshold (OR).				
	CCA result is available after finishing automated ED measurement period.	CCA result is immediately available after request.			

Note:

After detecting the SHR, an automated ED measurement is started with a length
of eight symbol periods (two symbol periods for high rate PHY modes, refer to
Section 8.5. This automated ED measurement must be finished to provide a
result for the CCA measurement. Only one automated ED measurement per
frame is performed.

## 8.6.6 Register Description

## Register 0x01 (TRX\_STATUS):

The read-only register TRX\_STATUS signals the present state of the radio transceiver as well as the status of a CCA operation.

Figure 8-24. Register TRX\_STATUS.

Bit _	7	6	5	4	
0x01	CCA_DONE	CCA_STATUS	reserved	TRX_STATUS	TRX_STATUS
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x01		TRX_S	TATUS		TRX_STATUS
Read/Write	R	R	R	R	-
Reset value	0	0	0	0	

#### • Bit 7 - CCA DONE

#### Table 8-19, CCA DONE.

Register Bits	Value	Description
CCA_DONE	0	CCA calculation not finished
	1	CCA calculation finished

The register bit CCA\_DONE indicates if a CCA request is completed. This is also indicated by an interrupt IRQ\_4 (CCA\_ED\_DONE). The register bit CCA\_DONE is cleared in response to a CCA\_REQUEST.

## • Bit 6 - CCA\_STATUS

Table 8-20. CCA\_STATUS.

Register Bits	Value	Description
CCA_STATUS	<u>0</u>	Channel indicated as busy
	1	Channel indicated as idle

After a CCA request is completed, the result of the CCA measurement is available in register bit CCA\_STATUS. The register bit CCA\_STATUS is cleared in response to a CCA REQUEST.

## Register 0x08 (PHY\_CC\_CCA):

The PHY\_CC\_CCA register is a multi-purpose register that controls CCA configuration, CCA measurement, and the IEEE 802.15.4 channel setting.

Figure 8-25. Register PHY\_CC\_CCA.

Bit	7	6	5	4	_
0x08	CCA_REQUEST	CCA_	MODE	CHANNEL	PHY_CC_CCA
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	1	0	
Bit	3	2	1	0	_
0x08		CHA	NNEL		PHY_CC_CCA
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	0	1	1	

### • Bit 7 - CCA\_REQUEST

The register bit CCA\_REQUEST initiates a manual started CCA measurement.

Table 8-21. CCA\_REQUEST.

Register Bits	Value	Description
CCA_REQUEST	<u>0</u>	Reset value
	1	Starts a CCA measurement

Notes: 1. The read value returns always with zero.

> If a CCA request is initiated in states others than RX\_ON or RX\_BUSY the PHY generates an IRQ\_4 (CCA\_ED\_DONE) and sets the register bit CCA\_DONE, however no CCA was carried out.

A manual CCA measurement is initiated with setting CCA\_REQUEST = 1. The end of the CCA measurement is indicated by interrupt IRQ\_4 (CCA\_ED\_DONE). Register bits CCA\_DONE and CCA\_STATUS (register 0x01, TRX\_STATUS) are updated after a CCA\_REQUEST. The register bit is automatically cleared after requesting a CCA measurement with CCA\_REQUEST = 1.



## • Bit 6:5 - CCA\_MODE

The CCA mode can be selected using register bits CCA\_MODE.

Table 8-22. CCA\_MODE.

Register Bits	Value	Description
CCA_MODE	0	Mode 3a, Carrier sense OR energy above threshold
	<u>1</u>	Mode 1, Energy above threshold
	2	Mode 2, Carrier sense only
	3	Mode 3b, Carrier sense AND energy above threshold

Note: 1. IEEE 802.15.4–2006 CCA mode 3 defines the logical combination of CCA mode 1 and 2 with the logical operators AND or OR.

# Register 0x09 (CCA\_THRES):

The CCA\_THRES register sets the ED threshold level for CCA.

Figure 8-26. Register CCA\_THRES.

Bit	7	6	5	4	_
0x09		CCA_THRES			
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	1	1	0	0	
Bit	3	2	1	0	
0x09		CCA_THRES			
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	1	1	1	

## • Bit 3:0 - CCA\_ED\_THRES

An ED value above the threshold signals the channel as busy during a CCA\_ED measurement.

Table 8-23. CCA\_ED\_THRES.

Register Bits	Value	Description
CCA_ED_THRES	<u>0x7</u>	For CCA_MODE = 1, a busy channel is indicated if the measured received power is above P_THRES[dBm] = RSSI_BASE_VAL[dBm] + 2[dB] x CCA_ED_THRES. CCA modes 0 and 3 are logically related to this result.

105

## 8.7 Link Quality Indication (LQI)

The IEEE 802.15.4 standard defines the LQI as a characterization of the strength and/or quality of a received frame. The use of the LQI result by the network or application layer is not specified in this standard. The LQI value shall be an integer ranging from zero to 255, with at least eight unique values. The minimum and maximum LQI values (0x00 and 0xFF) should be associated with the lowest and highest quality compliant signals, respectively, and LQI values in between should be uniformly distributed between these two limits.

## 8.7.1 Overview

The LQI measurement of the Atmel AT86RF233 is implemented as a measure of the link quality which can be described with the packet error rate (PER) for this link. An LQI value can be associated with an expected packet error rate. The PER is the ratio of erroneous received frames to the total number of received frames. A PER of zero indicates no frame error, whereas at a PER of one no frame was received correctly.

The radio transceiver uses correlation results of multiple symbols within a frame to determine the LQI value. This is done for each received frame. The minimum frame length for a valid LQI value is two octets PSDU. LQI values are integers ranging from zero to 255.

As an example, Figure 8-27 shows the conditional packet error rate (PER) when receiving a certain LQI value.




Figure 8-27. Conditional Packet Error Rate versus LQI.

That means that a large number of transmission with an identical LQI value results in a packet error rate shown in the Figure 8-27. Lost packets have been discarded since in this case there is no LQI value available.



If, instead, the mean LQI over a large number of transmissions is computed, and the mean LQI is quantized to an LQI value of the figure, the corresponding frame error rate is not strictly equal to the true error rate.

The values are taken from received frames of PSDU length of 20 octets on transmission channels with reasonable low multipath delay spreads. If the transmission channel characteristic has higher multipath delay spread than assumed in the example, the PER is slightly higher for a certain LQI value.

Since the packet error rate is a statistical value, the PER shown in Figure 8-27 is based on a huge number of transactions. A reliable estimation of the packet error rate cannot be based on a single or a small number of LQI values.

#### 8.7.2 Obtaining the LQI Value

The LQI value is available, once the corresponding frame has been completely received. This is indicated by the interrupt IRQ\_3 (TRX\_END). The value can be obtained by means of a frame buffer read access, see Section 6.3.2.

#### 8.7.3 Data Interpretation

The reason for a low LQI value can be twofold: a low signal strength and/or high signal distortions, for example by interference and/or multipath propagation. High LQI values, however, indicate a sufficient signal strength and low signal distortions.

Notes:

- 1. The LQI value is almost always 255 for scenarios with very low signal distortions and a signal strength much greater than the sensitivity level. In this case, the packet error rate tends towards zero and increase of the signal strength, that is by increasing the transmission power, cannot decrease the error rate any further. Received signal strength indication (RSSI) or energy detection (ED) can be used to evaluate the signal strength and the link margin.
- The received signal power as indicated by received signal strength indication (RSSI) value or energy detection (ED) value of the Atmel AT86RF233 do not characterize the signal quality and the ability to decode a signal.

ZigBee networks often require identification of the "best" routing between two nodes. LQI and RSSI/ED can be applied, depending on the optimization criteria. If a low frame error rate (corresponding to a high throughput) is the optimization criteria, then the LQI value should be taken into consideration. If, however, the target is a low transmission power, then the RSSI/ED value is also helpful.

Various combinations of LQI and RSSI/ED are possible for routing decisions. As a rule of thumb, information on RSSI/ED is useful in order to differentiate between links with high LQI values. However, transmission links with low LQI values should be discarded for routing decisions, even if the RSSI/ED values are high, since it is merely an information about the received signal strength, whereas the source can be an interferer.


# 9 Module Description

## 9.1 Receiver (RX)

#### 9.1.1 Overview

The Atmel AT86RF233 receiver is split into an analog radio front-end and a digital base band processor (RX BBP), see Figure 9-1.

Figure 9-1. Receiver Block Diagram.



The differential RF signal is amplified by a low noise amplifier (LNA), filtered (PPF) and down converted to an intermediate frequency by a mixer. Channel selectivity is performed using an integrated band pass filter (BPF). A limiting amplifier (Limiter) provides sufficient gain to overcome the DC offset of the succeeding analog-to-digital converter (ADC) and generates a digital RSSI signal. The ADC output signal is sampled and processed further by the digital base band receiver (RX BBP).

The RX BBP performs additional signal filtering and signal synchronization. The frequency offset of each frame is calculated by the synchronization unit and is used during the remaining receive process to correct the offset. The receiver is designed to handle frequency and symbol rate deviations  $f_{SRD}$  up to  $\pm 120$ ppm, caused by combined receiver and transmitter deviations. For details refer to Section 12.5 parameter  $f_{SRD}$ . Finally the signal is demodulated and the data are stored in the Frame Buffer.

In Basic Operating Mode, refer to Section 7.1, the reception of a frame is indicated by an interrupt IRQ\_2 (RX\_START). Accordingly its end is signalized by an interrupt IRQ\_3 (TRX\_END). Based on the quality of the received signal a link quality indicator (LQI) is calculated and appended to the frame, refer to Section 8.7. Additional signal processing is applied to the frame data to provide further status information like ED value (register 0x07, PHY\_ED\_LEVEL) and FCS correctness (register 0x06, PHY RSSI).

Beyond these features the Extended Operating Mode of the AT86RF233 supports address filtering and pending data indication. For details refer to Section 7.2.

#### 9.1.2 Frame Receive Procedure

The frame receive procedure including the radio transceiver setup for reception and reading PSDU data from the Frame Buffer is described in Section 10.1 Frame Receive Procedure.

## 9.1.3 Configuration

In Basic Operating Mode the receiver is enabled by writing command RX\_ON to register bits TRX\_CMD (register 0x02, TRX\_STATE) in states TRX\_OFF or PLL\_ON. Similarly in Extended Operating Mode, the receiver is enabled for RX\_AACK operation





from states TRX\_OFF, PLL\_ON or TX\_ARET\_ON by writing the command RX AACK ON.

There is no additional configuration required to receive IEEE 802.15.4 compliant frames when using the Basic Operating Mode. However, the frame reception in the Atmel AT86RF233 Extended Operating Mode requires further register configurations, for details refer to Section 7.2.

The AT86RF233 receiver has an outstanding sensitivity performance of -101dBm. At certain environmental conditions or for High Data Rate Modes, refer to Section 11.3, it may be useful to manually decrease this sensitivity. This is achieved by adjusting the synchronization header detector threshold using register bits RX\_PDT\_LEVEL (register 0x15, RX\_SYN). Received signals with a RSSI value below the threshold do not activate the demodulation process.

Furthermore, it may be useful to protect a received frame against overwriting by subsequent received frames. A Dynamic Frame Buffer Protection is enabled with register bit RX\_SAFE\_MODE (register 0x0C, TRX\_CTRL\_2) set, see Section 11.8. The receiver remains in RX\_ON or RX\_AACK\_ON state until the whole frame is uploaded by the microcontroller, indicated by pin 23 (/SEL) = H during the SPI Frame Receive Mode. The Frame Buffer content is only protected if the FCS is valid.

A Static Frame Buffer Protection is enabled with register bit RX\_PDT\_DIS (register 0x15, RX\_SYN) set. The receiver remains in RX\_ON or RX\_AACK\_ON state and no further SHR is detected until the register bit RX\_PDT\_DIS is set back.

#### 9.1.4 Register Description

### Register 0x15 (RX\_SYN):

The register RX\_SYN controls the blocking of receiver path and the sensitivity threshold of the receiver.

Figure 9-2. Register RX\_SYN.

Bit	7	6	5	4	
0x15	RX_PDT_DIS		reserved		RX_SYN
Read/Write	R/W	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x15		RX_PD	T_LEVEL		RX_SYN
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	

#### • Bit 7 - RX PDT DIS

The register bit RX\_PDT\_DIS prevents the reception of a frame during RX phase.

Table 9-1. RX PDT DIS.

Register Bits	Value	Description
RX_PDT_DIS	<u>0</u>	RX path is enabled
	1	RX path is disabled

RX\_PDT\_DIS = 1 prevents the reception of a frame even if the radio transceiver is in receive modes. An ongoing frame reception is not affected. This operation mode is independent of the setting of register bits RX\_PDT\_LEVEL.

## • Bit 3:0 - RX\_PDT\_LEVEL

The register bits RX\_PDT\_LEVEL desensitize the receiver in steps of 3dB.

Table 9-2. RX\_PDT\_LEVEL.

Register Bits	Value	Description
RX_PDT_LEVEL	0x00	Maximum RX sensitivity
	0x0F	RX input level[dBm] >
		RSSI_BASE_VAL[dBm] + 3[dB] x 14

These register bits desensitize the receiver such that frames with an RSSI level below the RX\_PDT\_LEVEL threshold level (if RX\_PDT\_LEVEL > 0) are not received. For a RX\_PDT\_LEVEL > 0 value the threshold level can be calculated according to the following formula:

 $P_{RF}[dBm] > RSSI_{BASE\ VAL}[dBm] + 3[dB] x (RX_PDT_LEVEL - 1).$ 

Examples for certain register settings are given in Table 9-3.

Table 9-3. Receiver Desensitization Threshold Level – RX\_PDT\_LEVEL.

Register Value	RX Input Threshold Level	Value [dBm]
<u>0x0</u>	≤ RSSI_BASE_VAL (reset value)	RSSI value not considered
0x1	> RSSI_BASE_VAL + 3[db] x 0	> -91
0xE	> RSSI_BASE_VAL + 3[db] x 13	> -52
0xF	> RSSI_BASE_VAL + 3[db] x 14	> -49

If register bits RX\_PDT\_LEVEL = 0 (reset value) all frames with a valid SHR and PHR are received, independently of their signal strength.

If register bits RX PDT LEVEL > 0, the current consumption of the receiver in all RX listening states is reduced to  $I_{RX\_ON\_L0} = 11.3 \text{mA}$  (typ.), refer to Section 12.8.

Additional power saving techniques in receive modes are specified in Section 11.10.

## Register 0x3C (TST\_AGC):

Figure 9-3. Register TST AGC.

Bit	7	6	5	4	_
0x3C	rese	erved	AGC_HOLD_SEL	AGC_RST	TST_AGC
Read/Write	R	R	R/W	R/W	_
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x3C	AGC_OFF	AGC_HOLD	G	iC	TST_AGC
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	0	0	

The register bits can be read or written, the values will effect the device operation Note: only if the register bit PMU\_EN (register 0x03, TRX\_CTRL\_0) is set, otherwise reset values will be applied.



## • Bit 5 - AGC\_HOLD\_SEL

The register bit AGC\_HOLD\_SEL controls the AGC operation mode.

## Table 9-4. AGC\_HOLD\_SEL.

Register Bits	Value	Description
AGC_HOLD_SEL	<u>0</u>	Normal operation is selected
	1	Manual control of AGC operation is selected. Used setting from register bit AGC_HOLD.

#### • Bit 4 - AGC RST

The register bit AGC\_RST resets the AGC receiver gain contol to maximum gain.

Table 9-5. AGC\_RST.

Register Bits	Value	Description
AGC_RST	<u>0</u>	No AGC gain contol reset
	1	AGC gain contol reset

## • Bit 3 - AGC\_OFF

The register bit AGC\_OFF disables automatic AGC gain regulation. Allows manual receiver gain setting with register bits GC.

Table 9-6. AGC\_OFF.

Register Bits	Value	Description
AGC_OFF	<u>0</u>	Automatic AGC gain regulation is switched on
	1	Automatic AGC gain regulation is switched off

## • Bit 2 - AGC\_HOLD

The register bit AGC\_HOLD controls the AGC running mode.

Table 9-7. AGC\_HOLD.

Register Bits	Value	Description
AGC_HOLD	<u>0</u>	AGC is within free running mode
	1	AGC running mode is frozen

#### • Bit 1:0 - GC

The register bits GC control the receiver gain. A setting of register bits GC effect the device operation only if register bit AGC\_OFF is set.

**Table 9-8.** GC.


Register Bits	Value	Description
GC	<u>0</u>	Set receiver path to maximum gain
	1	Set receiver path to medium gain
	2	Set receiver path to minimum gain
		All other values are reserved

# 9.2 Transmitter (TX)

#### 9.2.1 Overview

The Atmel AT86RF233 transmitter consists of a digital base band processor (TX BBP) and an analog radio front end, see Figure 9-4.

Figure 9-4. Transmitter Block Diagram.



The TX BBP reads the frame data from the Frame Buffer and performs the bit-to-symbol and symbol-to-chip mapping as specified by IEEE 802.15.4 in Section 6.5.2. The O-QPSK modulation signal is generated and fed into the analog radio front end.

The fractional-N frequency synthesizer (PLL) converts the baseband transmit signal to the RF signal, which is amplified by the power amplifier (PA). The PA output is internally connected to bidirectional differential antenna pins (RFP, RFN), so that no external antenna switch is needed.

#### 9.2.2 Frame Transmit Procedure


The frame transmit procedure including writing PSDU data in the Frame Buffer and initiating a transmission is described in Section 10.2.

#### 9.2.3 Configuration

The maximum output power of the transmitter is typically +4dBm. The output power can be configured via register bits TX\_PWR (register 0x05, PHY\_TX\_PWR). The output power of the transmitter can be controlled over a range of 21dB.

A transmission can be started from PLL\_ON or TX\_ARET\_ON state by a rising edge of pin 11 (SLP\_TR) or by writing TX\_START command to register bits TRX\_CMD (register 0x02, TRX\_STATE).

Figure 9-5. TX Power Ramping for maximum TX Power.





## 9.2.4 TX Power Ramping

To optimize the output power spectral density (PSD), the PA buffer and PA are enabled sequentially, see in Figure 9-5. In this example the transmission is initiated with the rising edge of pin 11 (SLP\_TR). The radio transceiver state changes from PLL\_ON to BUSY\_TX. The modulation of the frame starts 16µs after pin 11 (SLP\_TR) rising edge.

## 9.2.5 Register Description

## Register 0x05 (PHY\_TX\_PWR):

The PHY\_TX\_PWR register controls the output power of the transmitter.

Figure 9-6. Register PHY\_TX\_PWR.

Bit _	7	6	5	4	_
0x05		rese	erved		PHY_TX_PWR
Read/Write	R	R/W	R	R	
Reset value	0	0	0	0	
Bit _	3	2	1	0	
0x05		TX_I	PWR		PHY_TX_PWR
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	

## • Bit 3:0 - TX PWR

The register bits TX\_PWR determine the TX output power of the radio transceiver.

 Table 9-9. TX Output Power.

Register Bits	Value	TX Output Power [dBm]
TX_PWR	<u>0x0</u>	+4
	0x1	+3.7
	0x2	+3.4
	0x3	+3
	0x4	+2.5
	0x5	+2
	0x6	+1
	0x7	0
	0x8	-1
	0x9	-2
	0xA	-3
	0xB	-4
	0xC	-6
	0xD	-8
	0xE	-12
	0xF	-17

Note:

- 1. A state change that is a command gets written to the TRX\_CMD field resets the value of the TX\_PWR fields to the originally set value.
- 2. If the extended operating mode is used with RPC enabled (that is XAH\_TX\_RPC\_EN is set to one), the read value of the TX\_PWR field provides the used transmit power for last transmitted frame including acknowledgement frame. The TX\_PWR field contains only the value of the RPC-controlled transmission if a frame has already been sent. This allows monitoring the actual RPC handling used for transmitting.

## Register 0x3B (PHY\_TX\_TIME) for TOM\_EN=0x01:

Figure 9-7. Register PHY\_TX\_TIME.

Bit	7	6	5	4	_
0x3B		rese	erved		PHY_TX_TIME
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	<u></u>
0x3B		IRC_T	X_TIME		PHY_TX_TIME
Read/Write	R	R	R	R	
Reset value	_	_	_	_	

Notes: 1. If PMU mode is active, signals 8-bit PMU measurement value.

2. If TOM mode is active, signals 4-bit IRC\_TX\_TIME value.

## • Bit 3:0 - IRC\_TX\_TIME

The register bits IRC\_TX\_TIME signals the alignment between rising edge of pin 11 (SLP\_TR) to 1MHz CLKM clock.

Table 9-10. IRC\_TX\_TIME.

Register Bits	Value	Description
IRC_TX_TIME	0x00	Signals 4-bit IRC_TX_TIME measurement value. The resolution is 1/16MHz. Valid values are [0xF, 0xE,, 0x0].



## 9.3 Frame Buffer

The Atmel AT86RF233 contains a 128 byte dual port SRAM. One port is connected to the SPI interface, the other one to the internal transmitter and receiver modules. For data communication, both ports are independent and simultaneously accessible.

The Frame Buffer utilizes the SRAM address space 0x00 to 0x7F for RX and TX operation of the radio transceiver and can keep a single IEEE 802.15.4 RX or a single TX frame of maximum length at a time.

Frame Buffer access modes are described in Section 6.3.2. Frame Buffer access conflicts are indicated by an under run interrupt IRQ\_6 (TRX\_UR).

Note:

The IRQ\_6 (TRX\_UR) interrupt also occurs on the attempt to write frames longer than 127 octets to the Frame Buffer (overflow). In that case the content of the Frame Buffer cannot be guaranteed.

Frame Buffer access is only possible if the digital voltage regulator (DVREG) is turned on. This is valid in all device states except in SLEEP or DEEP SLEEP state. An access in P\_ON state is possible if pin 17 (CLKM) provides the 1MHz master clock.

## 9.3.1 Data Management

Data in Frame Buffer (received data or data to be transmitted) remains valid as long as:

- No new frame or other data are written into the buffer over SPI
- No new frame is received (in any BUSY\_RX state)
- No state change into SLEEP or DEEP SLEEP state is made
- No RESET took place

By default there is no protection of the Frame Buffer against overwriting. Therefore, if a frame is received during Frame Buffer read access of a previously received frame, interrupt IRQ\_6 (TRX\_UR) is issued and the stored data might be overwritten.

Even so, the old frame data can be read, if the SPI data rate is higher than the effective over air data rate. For a data rate of 250kb/s a minimum SPI clock rate of 1MHz is recommended. Finally the microcontroller should check the transferred frame data integrity by an FCS check.

To protect the Frame Buffer content against being overwritten by newly incoming frames, the radio transceiver state should be changed to PLL\_ON state after reception. This can be achieved by writing immediately the command PLL\_ON to register bits TRX CMD (register 0x02, TRX STATE) after receiving the frame, indicated by IRQ 3 (TRX END). Alternatively, Dynamic Frame Buffer Protection can be used to protect received frames against overwriting, for details refer to Section 11.8. Both procedures do not protect the Frame Buffer from overwriting by the microcontroller.

In Extended Operating Mode during TX\_ARET operation, see Section 7.2.4, the radio transceiver switches to receive, if an acknowledgement of a previously transmitted frame was requested. During this period received frames are evaluated, but not stored in the Frame Buffer. This allows the radio transceiver to wait for an acknowledgement frame and retry the frame transmission without writing them again.

A radio transceiver state change, except a transition to SLEEP, DEEP\_SLEEP, or RESET state, does not affect the Frame Buffer contents. If the radio transceiver is


114

forced into SLEEP or DEEP\_SLEEP, the Frame Buffer is powered off and the stored data gets lost.

#### 9.3.2 User accessible Frame Content

The Atmel AT86RF233 supports an IEEE 802.15.4 compliant frame format as shown in Figure 9-8.

Figure 9-8. AT86RF233 Frame Structure.



Note: 1. Stored into Frame Buffer during frame reception.

A frame comprises two sections, the radio transceiver internally generated SHR field and the user accessible part stored in the Frame Buffer. The SHR contains the preamble and the SFD field. The variable frame section contains the PHR and the PSDU including the FCS, see Section 8.3.

To access the data follow the procedures described in Section 6.3.2.

The frame length information (PHR field) and the PSDU are stored in the Frame Buffer. During frame reception, the link quality indicator (LQI) value, the energy detection (ED) value, and the status information (RX\_STATUS) of a received frame are additionally stored, see Section 8.7, Section 8.5, and Section 6.3.2, respectively. The radio transceiver appends these values to the frame data during Frame Buffer read access.

If the SRAM read access is used to read an RX frame, the frame length field (PHR) can be accessed at address zero. The SHR (except the SFD value used to generate the SHR) cannot be read by the microcontroller.

For frame transmission, the PHR and the PSDU needs to be stored in the Frame Buffer. The maximum Frame Buffer size supported by the radio transceiver is 128 bytes. If the register bit TX\_AUTO\_CRC\_ON is set in register 0x04 (TRX\_CTRL\_1), the FCS field of the PSDU is replaced by the automatically calculated FCS during frame transmission. There is no need to write the FCS field when using the automatic FCS generation.

To manipulate individual bytes of the Frame Buffer a SRAM write access can be used instead.

For non IEEE 802.15.4 compliant frames, the minimum frame length supported by the radio transceiver is one byte (Frame Length Field + one byte of data).

## 9.3.3 Interrupt Handling

Access conflicts may occur when reading and writing data simultaneously at the two independent ports of the Frame Buffer, TX/RX BBP and SPI. These ports have their own address counter that points to the Frame Buffer's current address.

Access violations may cause data corruption and are indicated by IRQ\_6 (TRX\_UR) interrupt when using the Frame Buffer access mode. Note that access violations are not indicated when using the SRAM access mode.





While receiving a frame, primarily the data needs to be stored in the Atmel AT86RF233 Frame Buffer before reading it. This can be ensured by accessing the Frame Buffer 32µs after IRQ\_2 (RX\_START) at the earliest. When reading the frame data continuously the SPI data rate shall be lower than 250kb/s to ensure no under run interrupt occurs. To avoid access conflicts and to simplify the Frame Buffer read access Frame Buffer Empty indication may be used, for details refer to Section 11.7.

During transmission, an access violation occurs on Frame Buffer write access, when the SPI port's address counter value becomes less than or equal to that of TX BBP port.

Both these access violations may cause data corruption and are indicated by IRQ\_6 (TRX\_UR) interrupt when using the Frame Buffer access mode. Access violations are not indicated when using the SRAM access mode.

Notes:

- 1. Interrupt IRQ\_6 (TRX\_UR) is valid 64µs after IRQ\_2 (RX\_START). The occurrence of the interrupt can be disregarded when reading the first byte of the Frame Buffer between 32µs and 64µs after the RX\_START interrupt.
- 2. If a Frame Buffer read access is not finished until a new frame is received, an IRQ\_6 (TRX\_UR) interrupt occurs. Nevertheless the old frame data can be read, if the SPI data rate is higher than the effective PHY data rate. A minimum SPI clock rate of 1MHz is recommended in this case. Finally, the microcontroller should check the integrity of the transferred frame data by calculating the FCS.
- 3. When writing data to the Frame Buffer during frame transmission, the SPI data rate shall be higher than the PHY data rate to ensure no under run interrupt. The first byte of the PSDU data must be available in the Frame Buffer before SFD transmission is complete, which takes 176µs (16µs PA ramp-up + 160µs SHR) from the rising edge of pin 11 (SLP\_TR) (see Figure 7-2).

# 9.4 Voltage Regulators (AVREG, DVREG)

The main features of the Voltage Regulator blocks are:


- Bandgap stabilized 1.8V supply for analog and digital domain
- Low dropout (LDO) voltage regulator
- AVREG/DVREG can be disabled when an external regulated voltage is supplied to AVDD/DVDD pin

#### 9.4.1 Overview

The internal voltage regulators supply a stabilized voltage to the Atmel AT86RF233. The AVREG provides the regulated 1.8V supply voltage for the analog section and the DVREG supplies the 1.8V supply voltage for the digital section.


A simplified schematic of the internal voltage regulator is shown in Figure 9-9.

Figure 9-9. Simplified Schematic of AVREG.



A simplified schematic of the internal digital voltage regulator is shown in Figure 9-10.

Figure 9-10. Simplified Schematic of DVREG





The block "Low power voltage regulator" within the "Digital voltage regulator" maintains the DVDD supply voltage at 1.5V (typical) when the Atmel AT86RF233 voltage regulator is disabled in sleep mode. All configuration register values are stored.

The low power voltage regulator is always enabled. Therefore, its bias current contributes to the leakage current in sleep mode with about 100nA (typical).

The voltage regulators (AVREG, DVREG) require bypass capacitors for stable operation. The value of the bypass capacitors determine the settling time of the voltage regulators. The bypass capacitors shall be placed as close as possible to the pins and shall be connected to ground with the shortest possible traces (see Table 5-1).

#### 9.4.2 Configuration

The voltage regulators can be configured by the register 0x10 (VREG\_CTRL).

It is recommended to use the internal regulators, but it is also possible to supply the low voltage domains by an external voltage supply. For this configuration, the internal regulators need to be switched off by setting the register bits to the values AVREG\_EXT = 1 and DVREG\_EXT = 1. A regulated external supply voltage of 1.8V needs to be connected to the pins 13, 14 (DVDD) and pin 29 (AVDD). When providing the external supply, ensure a sufficiently long stabilization time before interacting with the AT86RF233.

## 9.4.3 Data Interpretation

The status bits  $AVDD_OK = 1$  and  $DVDD_OK = 1$  in register 0x10 (VREG\_CTRL) indicate an enabled and stable internal supply voltage. Reading value zero indicates a disabled or internal supply voltage not settled to the final value. Setting  $AVREG_EXT = 1$  and  $DVREG_EXT = 1$  forces the signals  $AVDD_OK$  and  $DVDD_OK$  to one.

## 9.4.4 Register Description

#### Register 0x10 (VREG CTRL):

The VREG\_CTRL register controls the use of the voltage regulators and indicates the status of these.

Figure 9-11. Register VREG\_CTRL.

7	6	5	4	
AVREG_EXT	AVDD_OK	rese	erved	VREG_CTRL
R/W	R	R	R	
0	0	0	0	
		-		
3	2	1	0	_
3 DVREG_EXT	2 DVDD_OK	1 rese	0 erved	VREG_CTRL
3 DVREG_EXT R/W	2 DVDD_OK R	1 rese	0 erved	VREG_CTRL
	R/W	R/W R	R/W R R	R/W R R R

## • Bit 7 - AVREG\_EXT

If set this register bit disables the internal analog voltage regulator to apply an external regulated 1.8V supply for the analog building blocks.

Table 9-11. AVREG\_EXT.

Register Bits	Value	Description
AVREG_EXT	<u>0</u>	Internal voltage regulator enabled, analog section
	1	Internal voltage regulator disabled, use external regulated 1.8V supply voltage for the analog section

## • Bit 6 - AVDD\_OK

This register bit indicates if the internal 1.8V regulated voltage supply AVDD has settled. The bit is set to logic high, if AVREG\_EXT = 1.

Table 9-12. AVDD\_OK.

Register Bits	Value	Description
AVDD_OK	<u>0</u>	Analog voltage regulator is disabled or supply voltage not stable
	1	Analog supply voltage is stable

#### • Bit 3 - DVREG EXT

If set this register bit disables the internal digital voltage regulator to apply an external regulated 1.8V supply for the digital building blocks.

Table 9-13. DVREG\_EXT.

Register Bits	Value	Description
DVREG_EXT	<u>0</u>	Internal voltage regulator enabled, digital section
	1	Internal voltage regulator disabled, use external regulated 1.8V supply voltage for the digital section

#### • Bit 2 - DVDD\_OK

This register bit indicates if the internal 1.8V regulated voltage supply DVDD has settled. The bit is set to logic high, if DVREG\_EXT = 1.

Table 9-14. DVDD OK.

Register Bits	Value	Description
DVDD_OK	<u>0</u>	Digital voltage regulator is disabled or supply voltage not stable
	1	Digital supply voltage is stable

Note: 1. While the reset value of this bit is zero, any practical access to the register is only possible when DVREG is active. So this bit is normally always read out as one.



## 9.5 Battery Monitor (BATMON)


The main features of the battery monitor are:

- Configurable voltage reference threshold from 1.70V to 3.675V
- Interrupt on low supply voltage condition
- · Continuous BATMON status monitor as a register flag

#### 9.5.1 Overview

The Atmel AT86RF233 battery monitor (BATMON) detects and flags a low external supply voltage level. provided on pin 28 (EVDD). The external voltage supply pin 28 (EVDD) is continuously compared with the internal threshold voltage to detect a low voltage supply level. In this case BATMON\_IRQ is triggered and BATMON\_OK flag is cleared to indicate undervoltage condition, see Figure 9-12.

Figure 9-12. Simplified Schematic of BATMON.



#### 9.5.2 Configuration

The BATMON can be configured using the register 0x11 (BATMON). Register bits BATMON\_VTH sets the threshold voltage. It is configurable with a resolution of 75mV in the upper voltage range (BATMON\_HR = 1) and with a resolution of 50mV in the lower voltage range (BATMON\_HR = 0), for details refer to register 0x11 (BATMON).

## 9.5.3 Data Interpretation

The signal register bit BATMON\_OK of register 0x11 (BATMON) monitors the current value of the battery voltage:

- If BATMON OK = 0, the battery voltage is lower than the threshold voltage
- If BATMON\_OK = 1, the battery voltage is higher than the threshold voltage

After setting a new threshold, the value BATMON\_OK should be read out to verify the current supply voltage value.

Note:

1. The battery monitor is inactive during P\_ON, SLEEP, and DEEP\_SLEEP states, see register bits TRX\_STATUS (register 0x01, TRX\_STATUS).

## 9.5.4 Interrupt Handling

A supply voltage drop below the configured threshold value is indicated by an interrupt IRQ\_7 (BAT\_LOW), see Section 6.7.

Note:

1. The Atmel AT86RF233 IRQ\_7 (BAT\_LOW) interrupt is issued only if BATMON\_OK changes from one to zero.

IRQ\_7 (BAT\_LOW) interrupt is not generated under following conditions:

- The battery voltage remained below 1.8V threshold value on power-on (BATMON\_OK was never one), or
- A new threshold is set, which is still above the current supply voltage (BATMON\_OK remains zero).

When the battery voltage is close to the programmed threshold voltage, noise or temporary voltage drops may generate unwanted interrupts. To avoid this:

- Disable the IRQ\_7 (BAT\_LOW) in register 0x0E (IRQ\_MASK) and treat the battery as empty, or
- Set a lower threshold value.

#### 9.5.5 Register Description

#### Register 0x11 (BATMON):

The BATMON register configures the battery monitor to compare the supply voltage at pin 28 (EVDD) to the threshold. Additionally, the supply voltage status at pin 28 (EVDD) can be read from register bit BATMON\_OK according to the actual BATMON settings.

Figure 9-13. Register BATMON.

Bit	7	6	5	4	_
0x11	rese	erved	BATMON_OK	BATMON_HR	BATMON
Read/Write	R	R/W	R	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x11		BATI	MON_VTH		BATMON
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	1	0	

# • Bit 5 - BATMON\_OK

The register bit BATMON\_OK indicates the level of the external supply voltage with respect to the programmed threshold BATMON\_VTH.

Table 9-15. BATMON\_OK.

Register Bits	Value	Description
BATMON_OK	<u>0</u>	The battery voltage is below the threshold
	1	The battery voltage is above the threshold



## • Bit 4 - BATMON\_HR

The register bit BATMON\_HR sets the range and resolution of the battery monitor.

Table 9-16. BATMON\_HR.

Register Bits	Value	Description
BATMON_HR	<u>0</u>	Enables the low range, see BATMON_VTH
	1	Enables the high range, see BATMON_VTH

## • Bit 3:0 - BATMON\_VTH

The threshold values for the battery monitor are set by register bits BATMON\_VTH.

Table 9-17. Battery Monitor Threshold Voltages.

Value BATMON_VTH	Voltage [V] BATMON_HR = 1	Voltage [V] BATMON_HR = <u>0</u>
0x0	2.550	1.70
0x1	2.625	1.75
<u>0x2</u>	2.700	1.80
0x3	2.775	1.85
0x4	2.850	1.90
0x5	2.925	1.95
0x6	3.000	2.00
0x7	3.075	2.05
0x8	3.150	2.10
0x9	3.225	2.15
0xA	3.300	2.20
0xB	3.375	2.25
0xC	3.450	2.30
0xD	3.525	2.35
0xE	3.600	2.40
0xF	3.675	2.45

## 9.6 Crystal Oscillator (XOSC)

The main crystal oscillator features are:

- · 16MHz amplitude controlled crystal oscillator
- 180µs typical settling time after leaving SLEEP state
- 330µs typical settling time after leaving DEEP\_SLEEP state
- Configurable trimming capacitance array
- Configurable clock output (CLKM)

## 9.6.1 Overview

The crystal oscillator generates the reference frequency for the Atmel AT86RF233. All other internally generated frequencies of the radio transceiver are derived from this unique frequency. Therefore, the overall system performance is mainly determined by the accuracy of crystal reference frequency. The external components of the crystal oscillator should be selected carefully and the related board layout should be done with caution (see Chapter 5).


The register 0x12 (XOSC\_CTRL) provides access to the control signals of the oscillator. Two operating modes are supported. It is recommended to use the integrated oscillator setup as described in Figure 9-14. Alternatively, a reference frequency can be fed to the internal circuitry by using an external clock reference as shown in Figure 9-15.

## 9.6.2 Integrated Oscillator Setup

Using the internal oscillator, the oscillation frequency depends on the load capacitance between the crystal pin 26 (XTAL1) and pin 25 (XTAL2). The total load capacitance  $C_L$  must be equal to the specified load capacitance of the crystal itself. It consists of the external capacitors CX and parasitic capacitances connected to the XTAL nodes.

Figure 9-14 shows all parasitic capacitances, such as PCB stray capacitances and the pin input capacitance, summarized to  $C_{\text{PAR}}$ .

Figure 9-14. Simplified XOSC Schematic with External Components.







Additional internal trimming capacitors  $C_{TRIM}$  are available. Any value in the range from 0pF to 4.5pF with a 0.3pF resolution is selectable using XTAL\_TRIM of register 0x12 (XOSC\_CTRL). To calculate the total load capacitance, the following formula can be used

$$C_L[pF] = 0.5 x (CX[pF] + C_{TRIM}[pF] + C_{PAR}[pF])$$
.

The Atmel AT86RF233 trimming capacitors provide the possibility of reducing frequency deviations caused by production process variations or by external components tolerances. Note that the oscillation frequency can only be reduced by increasing the trimming capacitance. The frequency deviation caused by one step of  $C_{\text{TRIM}}$  decreases with increasing crystal load capacitor values.

An amplitude control circuit is included to ensure stable operation under different operating conditions and for different crystal types. Enabling the crystal oscillator in P\_ON state and after leaving SLEEP or DEEP\_SLEEP state causes a slightly higher current during the amplitude build-up phase to guarantee a short start-up time. At stable operation, the current is reduced to the amount necessary for a robust operation. This also keeps the drive level of the crystal low.


Generally, crystals with a higher load capacitance are less sensitive to parasitic pulling effects caused by external component variations or by variations of board and circuit parasitic. On the other hand, a larger crystal load capacitance results in a longer start-up time and a higher steady state current consumption.

## 9.6.3 External Reference Frequency Setup

When using an external reference frequency, the signal must be connected to pin 26 (XTAL1) as indicated in Figure 9-15 and the register bits XTAL\_MODE (register 0x12, XOSC\_CTRL) need to be set to the external oscillator mode for power saving reasons. The oscillation peak-to-peak amplitude shall be between 100mV and 500mV, the optimum range is between 400mV and 500mV. Pin 25 (XTAL2) should not be wired. It is possible, among other waveforms, to use sine and square wave signals.

Note: 1. The quality of the external reference (that is phase noise) determines the system performance.

Figure 9-15. Setup for Using an External Frequency Reference.



### 9.6.4 Master Clock Signal Output (CLKM)

The generated reference clock signal can be fed to a microcontroller using pin 17 (CLKM). The internal 16MHz raw clock can be divided by an internal prescaler. Thus, clock frequencies of 16MHz, 8MHz, 4MHz, 2MHz, 1MHz, 250kHz, or 62.5kHz can be supplied by pin 17 (CLKM).

The CLKM frequency is configurable using register 0x03 (TRX\_CTRL\_0). There are two possibilities to change the CLKM frequency. If CLKM\_SHA\_SEL = 0, changing the

register bits CLKM\_CTRL (register 0x03, TRX\_CTRL\_0) immediately affects a glitch free the CLKM clock rate change. Otherwise (CLKM SHA SEL = 1 and CLKM CTRL > 0 before changing the register bits CLKM CTRL), the new clock rate is supplied when leaving the SLEEP state the next time.

To reduced power consumption and spurious emissions, it is recommended to turn off the Atmel AT86RF233 CLKM clock when not in use.

1. During reset procedure, see Section 7.1.2.9, register bits CLKM\_CTRL are shadowed. Although the clock setting of CLKM remains after reset, a read access to register bits CLKM CTRL delivers the reset value one. For that reason it is recommended to write the previous configuration (before reset) to register bits CLKM\_CTRL (after reset) to align the radio transceiver behavior and register configuration. Otherwise the CLKM clock rate is set back to the reset value (1MHz) after the next SLEEP cycle.

For example, if the CLKM clock rate is configured to 16MHz the CLKM clock rate remains at 16MHz after a reset, however the register bits CLKM\_CTRL are set back to one. Since CLKM\_SHA\_SEL reset value is one, the CLKM clock rate changes to 1MHz after the next SLEEP cycle if the CLKM\_CTRL setting is not updated.

2. After leaving the DEEP\_SLEEP state CLKM starts with the default 1MHz master clock at pin 17 (CLKM) after the crystal oscillator has stabilized.

#### 9.6.5 Register Description

## Register 0x03 (TRX\_CTRL\_0):

The TRX\_CTRL\_0 register controls the CLKM clock rate.

Figure 9-16. Register TRX\_CTRL\_0.

Bit	7	6	5	4	
0x03	TOM_EN	reserved	PMU_EN	PMU_IF_ INVERSE	TRX_CTRL_0
Read/Write	R/W	R	R/W	R/W	-
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x03	CLKM_SHA_SEL		CLKM_CTRL		TRX_CTRL_0
Read/Write	R/W	R/W	R/W	R/W	-
Reset value	1	0	0	1	

## • Bit 3 - CLKM\_SHA\_SEL

The register bit CLKM\_SHA\_SEL defines whether a new clock rate (defined by CLKM\_CTRL) is set immediately or gets effective after the next SLEEP cycle.

Table 9-18. CLKM SHA SEL.

Register Bits	Value	Description	
CLKM_SHA_SEL	0	CLKM clock rate change appears immediately	
	<u>1</u>	CLKM clock rate change appears after SLEEP cycle	





## • Bit 2:0 - CLKM\_CTRL

The register bits CLKM\_CTRL set the clock rate of pin 17 (CLKM).

Table 9-19. CLKM CTRL.

Register Bits	Value	Description
CLKM_CTRL	0	No clock at pin 17 (CLKM), pin set to logic low
	<u>1</u>	1MHz
	2	2MHz
	3	4MHz
	4	8MHz
	5	16MHz
	6	250kHz
	7	62.5kHz (IEEE 802.15.4 symbol rate)

Note: 1. If a clock rate is selected between 1MHz and 16MHz and pin SLP\_TR is set to logic high in state TRX\_OFF, the TRX delivers additional 35 clock cycles before entering state SLEEP or DEEP\_SLEEP.

## Register 0x12 (XOSC\_CTRL):

The XOSC\_CTRL register controls the operation of the crystal oscillator.

Figure 9-17. Register XOSC\_CTRL.

Bit	7	6	5	4	
0x12		XTAL_	MODE		XOSC_CTRL
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	1	1	1	
Bit	3	2	1	0	_
0x12		XTAL	_TRIM		XOSC_CTRL
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	0	0	

#### • Bit 7:4 - XTAL\_MODE

The register bits XTAL\_MODE sets the operating mode of the crystal oscillator.

Table 9-20. XTAL\_MODE.

Register Bits	Value	Description
XTAL_MODE	0x5	Internal crystal oscillator disabled, use external reference frequency
	<u>0xF</u>	Internal crystal oscillator enabled and XOSC voltage regulator enabled
		All other values are reserved

For normal operation the default value is set to XTAL\_MODE = 0xF after reset. Using an external clock source it is recommended to set XTAL\_MODE = 0x5.

## • Bit 3:0 - XTAL\_TRIM

The register bits XTAL\_TRIM control internal capacitance arrays connected to pin 26 (XTAL1) and pin 25 (XTAL2).

Table 9-21. XTAL\_TRIM.

Register Bits	Value	Description
XTAL_TRIM	<u>0x0</u>	A capacitance value in the range from 0pF to 4.5pF is selectable with a resolution of 0.3pF. Valid values are [0xF, 0xE,, 0x0].





## 9.7 Frequency Synthesizer (PLL)

The main PLL features are:

- Generate RX/TX frequencies for all IEEE 802.15.4 2.4GHz channels
- Generate RX/TX frequencies from 2322MHz to 2527MHz
- · Autonomous calibration loops for stable operation within the operating range
- Two PLL-interrupts for status indication
- Fast PLL settling to support frequency hopping

#### 9.7.1 Overview

The PLL generates the RF frequencies for the Atmel AT86RF233. During receive operation the frequency synthesizer works as a local oscillator on the radio transceiver receive frequency, during transmit operation the voltage-controlled oscillator (VCO) is directly modulated to generate the RF transmit signal. The frequency synthesizer is implemented as a fractional-N PLL.

Two calibration loops ensure correct PLL functionality within the specified operating limits.

#### 9.7.2 RF Channel Selection

The PLL is designed to support 16 channels in the 2.4GHz ISM band with channel spacing of 5MHz according to IEEE 802.15.4. The center frequency of these channels is defined as follows:

$$Fc[MHz] = 2405[MHz] + 5[MHz] \times (k - 11), \text{ for } k = 11, 12, ..., 26$$

where k is the channel number.

The channel k is selected by register bits CHANNEL (register 0x08, PHY\_CC\_CA).

Additionally, the PLL supports all frequencies from 2322MHz to 2527MHz with 500kHz frequency spacing. The frequency is selected by register bits CC\_BAND (registers 0x14, CC\_CTRL\_1) and register bits CC\_NUMBER (registers 0x13, CC\_CTRL\_0).

Table 9-22 shows the settings of the register bits CC\_BAND and CC\_NUMBER.

**Table 9-22**. Frequency Bands and Numbers.

CC_BAND	CC_NUMBER	Description
<u>0x0</u>	Not used	Channels according to IEEE 802.15.4; frequency selected by register bits CHANNEL (register 0x08, PHY_CC_CCA)
0x1,, 0x7	0x00 – 0xFF	Reserved
0x8	0x00 – 0x1F	Reserved
0x8	0x20 – 0xFF	2322MHz – 2433.5MHz F <sub>c</sub> [MHz] = 2306[MHz] + 0.5[MHz] x CC_NUMBER
0x9	0x00 – 0xBA	2434MHz – 2527MHz. F <sub>c</sub> [MHz] = 2434[MHz] + 0.5[MHz] x CC_NUMBER
0x9	0xBB – 0xFF	Reserved
0xA, , 0xF	0x00 – 0xFF	Reserved

129

## 9.7.3 PLL Settling Time and Frequency Agility

When the PLL is enabled during state transition from TRX\_OFF to PLL\_ ON or RX\_ON, the settling time is typically  $t_{TR4} = 80\mu s$ , including settling of the analog voltage regulator (AVREG) and PLL self calibration, refer to Table 7-2 and Figure 13-14. A lock of the PLL is indicated with an interrupt IRQ\_0 (PLL\_LOCK).

Switching between 2.4GHz ISM band channels in PLL\_ON or RX\_ON states is typically done within  $t_{PLL_SW} = 11 \mu s$ . This makes the radio transceiver highly suitable for frequency hopping applications.

The PLL frequency in PLL\_ON and receive states is 2MHz below the PLL frequency in transmit states. When starting the transmit procedure, the PLL frequency is changed to the transmit frequency within a period of  $t_{RX\_TX} = 16\mu s$  before really starting the transmission. After the transmission, the PLL settles back to the receive frequency within a period of  $t_{TX\_RX} = 32\mu s$ . This frequency step does not generate an interrupt IRQ\_0 (PLL\_LOCK) or IRQ\_1 (PLL\_UNLOCK) within these periods.

### 9.7.4 Calibration Loops

Due to variation of temperature, supply voltage and part-to-part variations of the radio transceiver the VCO characteristics may vary.

To ensure a stable operation, two automated control loops are implemented, center frequency (CF) tuning and delay cell (DCU) calibration. Both calibration loops are initiated automatically when the PLL is enabled during state transition from TRX\_OFF to PLL\_ON or RX\_ON state. Additionally, both calibration loops are initiated when the PLL changes to a different frequency setting.

If the PLL operates for a long time on the same channel, for example more than five minutes, or the operating temperature changes significantly, it is recommended to initiate the calibration loops manually.

Both Atmel AT86RF233 calibration loops can be initiated manually by SPI command. To start the calibration, the device should be in state PLL\_ON. The center frequency calibration can be initiated by setting PLL\_CF\_START = 1 (register 0x1A, PLL\_CF). The calibration loop is completed when the IRQ\_0 (PLL\_LOCK) occurs, if enabled. The duration of the center frequency calibration loop depends on the difference between the current CF value and the final CF value. During the calibration, the CF value is incremented or decremented. Each step takes  $t_{PLL_CF} = 8\mu s$ . The minimum time is  $8\mu s$ ; the maximum time is  $24\mu s$ . The recommended procedure to start the center frequency calibration is to read the register 0x1A (PLL\_CF), to set the PLL\_CF\_START register bit to one, and to write the value back to the register.

The delay cell calibration can be initiated by setting the bit PLL\_DCU\_START of register 0x1B (PLL\_DCU) to one. The delay time of the programmable delay unit is adjusted to the correct value. The calibration works as successive approximation and is independent of the values in the register 0x1B (PLL\_DCU). The duration of the calibration is  $t_{PLL}$  DCU =  $6\mu s$ .

During both calibration processes, no correct receive or transmit operation is possible. The recommended state for the calibration is therefore PLL\_ON, but calibration is not blocked at receive or transmit states.

Both calibrations can be executed concurrently.



## 9.7.5 Interrupt Handling

Two different interrupts indicate the PLL status (refer to register 0x0F). IRQ 0 (PLL LOCK) indicates that the PLL has locked. IRQ 1 (PLL UNLOCK) interrupt indicates an unexpected unlock condition. A PLL\_LOCK interrupt clears any preceding PLL UNLOCK interrupt automatically and vice versa.

An IRQ 0 (PLL LOCK) interrupt is supposed to occur in the following situations:

- State change from TRX\_OFF to PLL\_ON / RX\_ON / TX\_ARET\_ON / RX\_AACK\_ON
- Frequency setting change in states PLL ON / RX ON / TX ARET ON / RX AACK ON
- · A manually started center frequency calibration has been completed

All other PLL\_LOCK interrupt events indicate that the PLL locked again after a prior unlock happened.

An IRQ 1 (PLL UNLOCK) interrupt occurs in the following situations:

- A manually initiated center frequency calibration in states PLL\_ON / (RX\_ON)
- Frequency setting change in states PLL\_ON / RX\_ON

Any other occurrences of IRQ\_1 (PLL\_UNLOCK) indicate erroneous behavior and require checking of the actual device status.

PLL\_LOCK and PLL\_UNLOCK affect the behavior of the transceiver:

In states BUSY\_TX and BUSY\_TX\_ARET the transmission is stopped and the transceiver returns into state PLL\_ON. During BUSY\_RX and BUSY\_RX\_AACK, the transceiver returns to state RX\_ON and RX\_AACK\_ON, respectively, once the PLL has locked.

Notes:

- 1. An Atmel AT86RF233 interrupt IRQ\_0 (PLL\_LOCK) clears any preceding IRQ\_1 (PLL\_UNLOCK) interrupt automatically and vice versa.
- BUSY\_TX / BUSY\_TX\_ARET state transition from to PLL\_ON / TX\_ARET\_ON after successful transmission does not generate an IRQ\_0 (PLL\_LOCK) within the settling period.

#### 9.7.6 Register Description

## Register 0x08 (PHY\_CC\_CCA):

The PHY\_CC\_CCA register is a multi-purpose register that controls CCA configuration, CCA measurement, and the IEEE 802.15.4 channel setting.

Figure 9-18. Register PHY\_CC\_CCA.

Bit _	7	6	5	4	_
0x08	CCA_REQUEST	CCA_MODE		CHANNEL	PHY_CC_CCA
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	1	0	
Bit	3	2	1	0	_
0x08		CHAI	NNEL		PHY_CC_CCA
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	1	0	1	1	

130

## • Bit 4:0 - CHANNEL

The register bits CHANNEL define the RX/TX channel. The channel assignment is according to IEEE 802.15.4.


Table 9-23. CHANNEL.

Register Bits	Value	Description
CHANNEL	<u>0x0B</u>	2405MHz
	0x0C	2410MHz
	0x0D	2415MHz
	0x0E	2420MHz
	0x0F	2425MHz
	0x10	2430MHz
	0x11	2435MHz
	0x12	2440MHz
	0x13	2445MHz
	0x14	2450MHz
	0x15	2455MHz
	0x16	2460MHz
	0x17	2465MHz
	0x18	2470MHz
	0x19	2475MHz
	0x1A	2480MHz
		All other values are reserved

## Register 0x13 (CC\_CTRL\_0):

The CC\_CTRL\_0 register controls the frequency selection, if the selection by CHANNEL (register 0x08, PHY\_CC\_CCA) is not used.

Figure 9-19. Register CC\_CTRL\_0.





## • Bit 7:0 - CC\_NUMBER

## Table 9-24. CC NUMBER.

Register Bits	Value	Description			
CC_NUMBER	<u>0x00</u>	Alternative frequency selection with 500kHz frequency spacing CC_BAND = 0x0: Not used CC_BAND = 0x8: Valid values are [0xFF, 0xFE,, 0x20] CC_BAND = 0x9: Valid values are [0xBA, 0xB9,, 0x00] All other values are reserved			

## Register 0x14 (CC\_CTRL\_1):

The CC\_CTRL\_1 register controls the selection of the frequency bands.

Figure 9-20. Register CC\_CTRL\_1.

-	0				
Bit	7	6	5	4	_
0x14		rese	erved		CC_CTRL_1
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	<u></u>
0x14		CC_E	BAND		CC_CTRL_1
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	0	0	0	

## • Bit 3:0 - CC\_BAND

The register bits CC\_BAND control the selection for IEEE 802.15.4 channel band and additional frequencies bands.

Table 9-25. CC\_BAND.

Register Bits	Value	Description
CC_BAND	<u>0x0</u>	The IEEE 802.15.4 channel within register bits CHANNEL is selected
	8x0	The frequency band 0x8 is selected
	0x9	The frequency band 0x9 is selected
		All other values are reserved

If the register bits CC\_BAND and CC\_NUMBER are used, the frequency mapping is described in Table 9-22.

## Register 0x1A (PLL\_CF):

The PLL\_CF register controls the operation of the center frequency calibration loop.

Figure 9-21. Register PLL\_CF.

Bit	7	6	5	4	_
0x1A	PLL_CF_START		reserved		PLL_CF
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	1	0	1	
Bit	3	2	1	0	_
0x1A		PLL	_CF		PLL_CF
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	1	1	1	

## • Bit 7 - PLL\_CF\_START

Manual start of center frequency calibration cycle.

Table 9-26. PLL\_CF\_START.

Register Bits	Value	Description
PLL_CF_START	<u>0</u>	Center frequency calibration cycle is finished
	1	Initiates center frequency calibration cycle

PLL\_CF\_START = 1 initiates the center frequency calibration. The calibration cycle has finished after  $t_{PLL\_CF} = 8\mu s$  (typ.). The register bit is cleared immediately after finishing the calibration.

## Register 0x1B (PLL\_DCU):

The PLL\_DCU register controls the operation of the delay cell calibration loop.

Figure 9-22. Register PLL\_DCU.

Bit	7	6	5	4	_
0x1B	PLL_DCU_START		reserved		PLL_DCU
Read/Write	R/W	R	R/W	R/W	
Reset value	0	0	1	0	
Bit	3	2	1	0	_
0x1B		res	erved		PLL_DCU
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	

## • Bit 7 - PLL\_DCU\_START

Manual start of delay cell calibration cycle.

Table 9-27. PLL\_DCU\_START.

Register Bits	Value	Description
PLL_DCU_START	<u>0</u>	Delay cell calibration cycle is finished
	1	Initiates delay cell calibration cycle

PLL\_DCU\_START = 1 initiates the delay cell calibration. The calibration cycle has finished after  $t_{PLL_DCU} = 6\mu s$ . The register bit is cleared immediately after finishing the calibration.





## Register 0x3D (TST\_SDM):

Figure 9-23. Register TST\_SDM.

Bit	7	6	5	4	
0x3D	MOD_SEL	MOD	TX_RX	TX_RX_SEL	TST_SDM
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x3D		rese	erved		TST_SDM
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	

Note: 1. The register bits can be read or written, the values will effect the device operation only if the register bit PMU\_EN (register 0x03, TRX\_CTRL\_0) is set, otherwise reset values will be applied.

## • Bit 7 - MOD\_SEL

The register bit MOD\_SEL controls the modulation data source mode.

## Table 9-28. MOD\_SEL.

Register Bits	Value	Description
MOD_SEL	<u>0</u>	Normal operation is selected
	1	Manual control of modulation data source is selected. Used setting from register bit MOD.

## • Bit 6 - MOD

The register bit MOD controls the manual modulation signal setting.

#### Table 9-29. MOD.

Register Bits	Value	Description
MOD	<u>0</u>	Continuous 0 chips
	1	Continuous 1 chips

## • Bit 5 - TX\_RX

The register bit TX\_RX controls the TX and RX PLL frequency setting within manual control mode.

**Table 9-30.** TX\_RX.

Register Bits	Value	Description	
TX_RX	<u>0</u>	RX PLL frequency is selected	
	1	TX PLL frequency is selected	

## • Bit 4 - TX\_RX\_SEL

The register bit TX\_RX\_SEL controls the PLL frequency control mode.

Table 9-31. TX\_RX\_SEL.

Register Bits	Value	Description
TX_RX_SEL	<u>0</u>	Normal operation is selected
	1	Manual control of PLL TX/RX frequency mode is selected. Used setting from register bit TX_RX.

## 9.8 Automatic Filter Tuning (FTN)

#### 9.8.1 Overview

The Atmel AT86RF233 FTN is incorporated to compensate device tolerances for temperature, supply voltage variations as well as part-to-part variations of the radio transceiver. The filter-tuning result is used to correct the analog baseband filter transfer function and the PLL loop-filter time constant, refer to Chapter 4.

An FTN calibration cycle is initiated automatically when entering the TRX\_OFF state from the P\_ON, SLEEP, DEEP\_SLEEP, or RESET state.

Although receiver and transmitter are very robust against these variations, it is recommended to initiate the FTN manually if the radio transceiver does not use the SLEEP or DEEP\_SLEEP states. If necessary, a calibration cycle is to be initiated in states TRX\_OFF, PLL\_ON or RX\_ON. This applies in particular for the High Data Rate Modes with a much higher sensitivity against BPF transfer function variations. The recommended calibration interval is five minutes or less, if the AT86RF233 operates always in an active state (PLL\_ON, TX\_ARET\_ON, RX\_ON, and RX\_AACK\_ON).

### 9.8.2 Register Description

## Register 0x18 (FTN\_CTRL):

The FTN\_CTRL register controls the operation of the filter tuning network calibration loop.

Figure 9-24. Register FTN\_CTRL.

Bit	7	6	5	4	-
0x18	FTN_START	reserved	FT	NV .	FTN_CTRL
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	1	0	1	
Bit	3	2	1	0	_
0x18		FT	NV		FTN_CTRL
Read/Write	R/W	R/W	R/W	R/W	•
Reset value	1	0	0	0	

#### • Bit 7 - FTN\_START

Manual start of a filter calibration cycle.

Table 9-32. FTN\_START.

Register Bits	Value	Description
FTN_START	<u>0</u>	Filter calibration is finished
	1	Initiates filter calibration cycle

FTN\_START = 1 initiates the filter tuning network calibration. When the calibration cycle has finished after  $t_{\text{FTN}}$  = 25µs (typ.). The register bit is cleared immediately after finishing the calibration.



## • Bit 5:0 - FTNV

Filter tuning value used for internal calibration loops.

# Table 9-33. FTNV.

Register Bits	Value	Description
FTNV	<u>0x18</u>	Register bits FTNV defines the filter tuning value. Valid values are [0x3F, 0x3E,, 0x00].

# 10 Radio Transceiver Usage

This section describes basic procedures to receive and transmit frames using the Atmel AT86RF233. For a detailed programming description refer to reference [7].

#### 10.1 Frame Receive Procedure

A frame reception comprises of two actions: The transceiver listens for, receives, and demodulates the frame to the Frame Buffer and signals the reception to the microcontroller. After or during that process, the microcontroller can read the available frame data from the Frame Buffer via the SPI interface.


While being in state RX\_ON or RX\_AACK\_ON, the radio transceiver searches for incoming frames on the selected channel. Assuming the appropriate interrupts are enabled, the detection of a frame is indicated by interrupt IRQ\_2 (RX\_START). When the frame reception is completed, interrupt IRQ\_3 (TRX\_END) is issued.

Different Frame Buffer read access scenarios are recommended for:

Non-time critical applications
 Time-critical applications
 read access starts after IRQ\_3 (TRX\_END)
 read access starts after IRQ\_2 (RX\_START)

For non-time-critical operations, it is recommended to wait for interrupt IRQ\_3 (TRX\_END) before starting a Frame Buffer read access. Figure 10-1 illustrates the frame receive procedure using IRQ\_3 (TRX\_END).

Figure 10-1. Transactions between AT86RF233 and Microcontroller during Receive.



Critical protocol timing could require starting the Frame Buffer read access after interrupt IRQ\_2 (RX\_START). The first byte of the frame data can be read 32µs after the IRQ\_2 (RX\_START) interrupt. The microcontroller must ensure to read slower than the frame is received. Otherwise a Frame Buffer under run occurs, IRQ\_6 (TRX\_UR) is issued, and the frame data may be not valid. To avoid this, the Frame Buffer read access can be controlled by using a Frame Buffer Empty indicator, refer to Section 11.7.




## 10.2 Frame Transmit Procedure

A frame transmission comprises of two actions, a write to Frame Buffer and the transmission of its contents. Both actions can be run in parallel if required by critical protocol timing.

Figure 10-2 illustrates the Atmel AT86RF233 frame transmit procedure, when writing and transmitting the frame consecutively. After a Frame Buffer write access, the frame transmission is initiated by asserting pin 11 (SLP\_TR) or writing command TX\_START to register bits TRX\_CMD (register 0x02, TRX\_STATE). The transceiver must be either in PLL\_ON state for basic operating mode or TX\_ARET\_ON state for extended operating mode. The completion of the transaction is indicated by interrupt IRQ\_3 (TRX\_END).

Figure 10-2. Transaction between AT86RF233 and Microcontroller during Transmit.




Alternatively for time critical applications when the frame start transmission time needs to be minimized, a frame transmission task can be started first. Then it can be followed by the Frame Buffer write access event (populating PSDU data). This way the data to be transmitted is needs to be written in the transmit frame buffer as the transceiver initializes and begins SHR transmission; refer to Figure 10-3.

By initiating a transmission, either by asserting pin 11 (SLP\_TR) or writing a TX\_START command to register bits TRX\_CMD (register 0x02, TRX\_STATE), the radio transceiver starts transmitting the SHR, which is internally generated.

This first phase requires 16µs for PLL settling and 160µs for SHR transmission. The PHR must be available in the Frame Buffer before this time elapses. Furthermore the SPI data rate must be higher than the PHY data rate selected by register bits OQPSK\_DATA\_RATE (register 0x0C, TRX\_CTRL\_2) to ensure that no Frame Buffer under run occurs, indicated by IRQ\_6 (TRX\_UR), refer to Section 11.3.

Figure 10-3. Time Optimized Frame Transmit Procedure.



## 11 AT86RF233 Extended Feature Set

## 11.1 Security Module (AES)

The security module (AES) features include:

- · Hardware accelerated encryption and decryption
- Compatible with AES-128 standard (128-bit key and data block size)
- ECB (encryption/decryption) mode and CBC (encryption) mode support
- · Stand-alone operation, independent of other blocks

#### 11.1.1 Overview

The security module is based on an AES-128 core according to FIPS197 standard, refer to [6]. The security module works independently of other building blocks of the Atmel AT86RF233. Encryption and decryption can be performed in parallel with a frame transmission or reception.

The control of the security block is implemented as an SRAM access to address space 0x82 to 0x94. A Fast SRAM access mode allows for simultaneous new data writes and reads of processed data within the same SPI transfer. This access procedure is used to reduce the turnaround time for ECB and CBC modes, see Section 11.1.5.

In addition, the security module contains another 128-bit register to store the initial key used for security operations. This initial key is not modified by the security module.

## 11.1.2 Security Module Preparation

The use of the security module requires a configuration of the security engine before starting a security operation. The following steps are required:

Table 11-1. AES Engine Configuration Steps.

Step	Description	Description	Section
1	Key Setup	Write encryption or decryption key to SRAM	11.1.3
2	AES mode	Select AES mode: ECB or CBC	11.1.4.1
		Select encryption or decryption	11.1.4.2
3	Write Data	Write plaintext or cipher text to SRAM	11.1.5
4	Start operation	Start AES operation	
5	Read Data	Read cipher text or plaintext from SRAM	11.1.5

Before starting any security operation, a key must be written to the security engine, refer to Section 11.1.3. The key set up requires the configuration of the AES engine KEY mode using register bits AES\_MODE (SRAM address 0x83, AES\_CTRL).

The following step selects the AES mode, either electronic code book (ECB) or cipher block chaining (CBC). These modes are explained in more detail in Section 11.1.4. Further, encryption or decryption must be selected with register bit AES\_DIR (SRAM address 0x83, AES\_CTRL).

After this, the 128-bit plain text or cipher text data has to be provided to the AES hardware engine. The data uses the SRAM address range 0x84 – 0x93.





An encryption or decryption is initiated with register bit AES\_REQUEST = 1 (SRAM address 0x83, that is AES\_CTRL, or the mirrored version SRAM address 0x94, that is AES\_CTRL MIRROR).

The AES module control registers are only accessible using SRAM read and write accesses on address space 0x82 to 0x94. Configuring the AES mode, providing the data, and starting a decryption or encryption operation can be combined in a single SRAM access.

Notes:

- 1. No additional register access is required to operate the security block.
- 2. Access to the security block is not possible while the radio transceiver is in SLEEP, DEEP\_SLEEP, or RESET state.
- 3. All configurations of the security module, the SRAM content, and keys are reset during DEEP\_SLEEP or RESET state.
- 4. A read or write access to register 0x83 (AES\_CTRL) during AES operation terminates the current processing.

## 11.1.3 Security Key Setup

The setup of the key is prepared by setting register bits AES\_MODE = 1 (SRAM address 0x83, AES\_CTRL). Afterwards the 128-bit key must be written to SRAM addresses 0x84 through 0x93 (registers AES\_KEY). It is recommended to combine the setting of control register 0x83 (AES\_CTRL) and the 128-bit key transfer using only one SRAM access starting from address 0x83.

The address space for the 128-bit key and 128-bit data is identical from programming point of view. However, both use different pages which are selected by register bit AES\_MODE before storing the data.

A read access to registers AES\_KEY (0x84 - 0x93) returns the last round key of the preceding security operation. After an ECB encryption operation, this is the key that is required for the corresponding ECB decryption operation. However, the initial AES key, written to the security module in advance of an AES run, see step one in Table 11-1, is not modified during the AES operation. This initial key is used for the next AES run even it cannot be read from AES\_KEY.

Note:

1. ECB decryption is not required for IEEE 802.15.4 or ZigBee security processing. The Atmel AT86RF233 provides this functionality as an additional feature.

### 11.1.4 Security Operation Modes

#### 11.1.4.1 Electronic Code Book (ECB)

ECB is the basic operating mode of the security module. After setting up the initial AES key, register bits AES\_MODE = 0 (SRAM address 0x83, AES\_CTRL) sets up ECB mode. Register bit AES\_DIR (SRAM address 0x83, AES\_CTRL) selects the direction, either encryption or decryption. The data to be processed has to be written to SRAM addresses 0x84 through 0x93 (registers AES\_STATE).

An example for a programming sequence is shown in Figure 11-1. This example assumes a suitable key has been loaded before.

A security operation can be started within one SRAM access by appending the start command AES\_REQUEST = 1 (register 0x94, AES\_CTRL\_MIRROR) to the SPI sequence. Register AES\_CTRL\_MIRROR is a mirrored version of register 0x83 (AES\_CTRL).

Figure 11-1. ECB Programming SPI Sequence – Encryption.



Summarizing, the following steps are required to perform a security operation using only one Atmel AT86RF233 SPI access:

- 1. Configure SPI access
- a) SRAM write, refer to Section 6.3.3
- b) Start address 0x83
- 2. Configure AES operation
- address 0x83: select ECB mode, direction
- 3. Write 128-bit data block

addresses 0x84 - 0x93: either plain or ciphertext

4. Start AES operation

address 0x94: start AES operation, ECB mode

This sequence is recommended because the security operation is configured and started within one SPI transaction.

The ECB encryption operation is illustrated in Figure 11-2. Figure 11-3 shows the ECB decryption mode, which is supported in a similar way.

Figure 11-2. ECB Mode - Encryption.





Figure 11-3. ECB Mode – Decryption.





When decrypting, due to the nature of AES algorithm, the initial key to be used is not the same as the one used for encryption, but rather the last round key instead. This last round key is the content of the key address space stored after running one full encryption cycle, and must be saved for decryption. If the decryption key has not been saved, it has to be recomputed by first running a dummy encryption (of an arbitrary plaintext) using the original encryption key, then fetching the resulting round key from the key memory, and writing it back into the key memory as the decryption key.

ECB decryption is not used by either IEEE 802.15.4 or ZigBee frame security. Both of these standards do not directly encrypt the payload, but rather a nonce instead, and protect the payload by applying an XOR operation between the resulting (AES-) cipher text and the original payload. As the nonce is the same for encryption and decryption only ECB encryption is required. Decryption is performed by XORing the received cipher text with its own encryption result respectively, which results in the original plaintext payload upon success.

#### 11.1.4.2 Cipher Block Chaining (CBC)

In CBC mode, the result of a previous AES operation is XORed with the new incoming vector, forming the new plaintext to encrypt, see Figure 11-4. This mode is used for the computation of a cryptographic checksum (message integrity code, MIC).

**Figure 11-4.** CBC Mode – Encryption.

After preparing the AES key and defining the AES operation direction using Atmel AT86RF233 SRAM register bit AES\_DIR, the data has to be provided to the AES engine and the CBC operation can be started.

The first CBC run has to be configured as ECB to process the initial data (plaintext XORed with an initialization vector provided by the microcontroller). All succeeding AES runs are to be configured as CBC by setting register bits AES\_MODE = 2 (register 0x83, AES\_CTRL). Register bit AES\_DIR (register 0x83, AES\_CTRL) must be set to AES\_DIR = 0 to enable AES encryption. The data to be processed has to be transferred to the SRAM starting with address 0x84 to 0x93 (register AES\_STATE). Setting register bit AES\_REQUEST = 1 (register 0x94, AES\_CTRL\_MIRROR) as described in Section 11.1.4 starts the first encryption within one SRAM access. This causes the next 128 bits of plaintext data to be XORed with the previous cipher text data, see Figure 11-4.

According to IEEE 802.15.4 the input for the very first CBC operation has to be prepared by a XORing a plaintext with an initialization vector (IV). The value of the

142

initialization vector is zero. However, for non-compliant usage any other initialization vector can be used. This operation has to be prepared by the microcontroller.

Note:


1. The IEEE 802.15.4-2006 standard MIC algorithm requires CBC mode encryption only, as it implements a one-way hash function.

#### 11.1.5 Data Transfer - Fast SRAM Access

The ECB and CBC modules including the AES core are clocked with 16MHz. One AES operation takes  $t_{AES}$  = 23.4 $\mu$ s to execute, refer to Table 7-2. That means that the processing of the data is usually faster than the transfer of the data via the SPI interface.

To reduce the overall processing time the Atmel AT86RF233 provides a Fast SRAM access for the address space 0x82 to 0x94.

Figure 11-5. Packet Structure – Fast SRAM Access Mode.



Note: 1. Byte 19 is the mirrored version of register AES\_CTRL on SRAM address 0x94, see register description AES\_CTRL\_MIRROR for details.

In contrast to a standard SRAM access, refer to Section 6.3.3, the Fast SRAM access allows writing and reading of data simultaneously during one SPI access for consecutive AES operations (AES run).

For each byte P0 transferred to pin 22 (MOSI) for example in "AES access #1", see Figure 11-5 (lower part), the previous content of the respective AES register C0 is clocked out at pin 20 (MISO) with an offset of one byte.

In the example shown in Figure 11-5 the initial plaintext  $\underline{P0} - \underline{P15}$  is written to the SRAM within "AES access #0". The last command on address 0x94 (AES\_CTRL\_MIRROR) starts the AES operation ("AES run #0"). In the next "AES access #1" new plaintext data P0 - P15 is written to the SRAM for the second AES run, in parallel the ciphertext  $\underline{C0} - \underline{C15}$  from the first AES run is clocked out at pin MISO. To read the ciphertext from the last "AES run #(n)" one dummy "AES access #(n+1)" is needed.

Note: 2. The SRAM write access always overwrites the previous processing result.





The Fast SRAM access automatically applies to all write operations to SRAM addresses 0x82 to 0x94.

### 11.1.6 Start of Security Operation and Status

A security operation is started within one Atmel AT86RF233 SRAM access by appending the start command AES\_REQUEST = 1 (register 0x94, AES\_CTRL\_MIRROR) to the SPI sequence. Register AES\_CTRL\_MIRROR is a mirrored version of register 0x83 (AES\_CTRL).

The status of the security processing is indicated by register 0x82 (AES\_STATUS). After  $t_{AES} = 24\mu s$  (max.) AES processing time register bit AES\_DONE changes to one (register 0x82, AES\_STATUS) indicating that the security operation has finished.

## 11.1.7 SRAM Register Summary

The following registers are required to control the security module:

Table 11-2. SRAM Security Module Address Space Overview.

SRAM-Addr.	Register Name	Description
0x80 - 0x81		Reserved
0x82	AES_STATUS	AES status
0x83	AES_CTRL	Security module control, AES mode
0x84 - 0x93		Depends on AES_MODE setting:
	AES_KEY	AES_MODE = 1:
		- Contains AES_KEY (key)
	AES_STATE	AES_MODE = 0 or 2:
		- Contains AES_STATE (128 bit data block)
0x94	AES_CTRL_MIRROR	Mirror of register 0x83 (AES_CTRL)
0x95 – 0xFF		Reserved

These registers are only accessible using SRAM write and read accesses, for details refer to Section 6.3.3.

Note: 1. The AES registers are reset when entering the DEEP SLEEP state.

## 11.1.8 Register Description

#### Register 0x82 (AES STATUS):

The read-only register AES\_STATUS signals the status of the security module and operation.

Figure 11-6. Register AES\_STATUS.

Bit	7	6	5	4	
0x82	AES_ER		reserved		AES_STATUS
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	•
0x82		reserved		AES_DONE	AES_STATUS
Read/Write	R	R	R	R	
Reset value	0	0	0	0	

### • Bit 7 - AES\_ER

This SRAM register bit indicates an error of the AES module. An error may occur for instance after an access to SRAM register 0x83 (AES\_CTRL) while an AES operation is running or after reading less than 128-bits from SRAM register space 0x84 - 0x93 (AES\_STATE).

Table 11-3. AES\_ER.

Register Bits	Value	Description
AES_ER	<u>0</u>	No error of the AES module
	1	AES module error

### • Bit 0 - AES\_DONE

The bit AES\_DONE signals the status of AES operation.

Table 11-4. AES DONE.

Register Bits	Value	Description
AES_DONE	<u>0</u>	AES operation has not been completed
	1	AES operation has been completed

# Register 0x83 (AES\_CTRL):

The AES\_CTRL register controls the operation of the security module.

Figure 11-7. Register AES\_CTRL.

Bit _	7	6	5	4	<u></u>
0x83	AES_REQUEST		AES_MODE		AES_CTRL
Read/Write	W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit _	3	2	1	0	_
0x83	AES_DIR		reserved		AES_CTRL
Read/Write	R/W	R	R	R	
Reset value	0	0	0	0	

Notes: 1. Do not access this register during AES operation to read the AES core status. A read or write access during AES operation stops the actual processing.

To read the AES status use register bit AES\_DONE (register 0x82, AES\_STATUS).

### • Bit 7 - AES REQUEST

A write access with AES\_REQUEST = 1 initiates the AES operation.

Table 11-5. AES\_REQUEST.

Register Bits	Value	Description
AES_REQUEST	<u>0</u>	Security module, AES core idle
	1	A write access starts the AES operation





### • Bit 6:4 - AES\_MODE

This register bit sets the AES operation mode.

Table 11-6. AES\_MODE.

Register Bits	Value	Description
AES_MODE	<u>0</u>	ECB mode
	1	KEY mode
	2	CBC mode
		All other values are reserved

# • Bit 3 - AES\_DIR

The register bit AES\_DIR sets the AES operation direction, either encryption or decryption.

Table 11-7. AES\_DIR.

Register Bits	Value	Description
AES_DIR	<u>0</u>	AES encryption (ECB, CBC)
	1	AES decryption (ECB)

# Register 0x94 (AES\_CTRL\_MIRROR):

Register 0x94 is a mirrored version of register 0x83 (AES\_CTRL), for details refer to register 0x83 (AES\_CTRL).

This register could be used to start a security operation within a single SRAM access by appending it to the data stream and setting register bit AES\_REQUEST = 1.

### 11.2 Random Number Generator

### 11.2.1 Overview

The Atmel AT86RF233 incorporates a two bit truly random number generator by observation of noise. This random number can be used to:

Generate random seeds for CSMA-CA algorithm see Section 7.2
 Generate random values for AES key generation see Section 11.1

Random numbers are stored in register bits RND\_VALUE (register 0x06, PHY\_RSSI). The random number is updated every  $t_{RND} = 1 \mu s$  in Basic Operation Mode receive states. The Random Number Generator does not work if the preamble detector is disabled (RX\_PDT\_DIS = 1, refer to Section 9.1.4).

### 11.2.2 Register Description

### Register 0x06 (PHY\_RSSI):

The PHY\_RSSI register is a multi-purpose register that indicates FCS validity, to provide random numbers, and a RSSI value.

Figure 11-8. Register PHY\_RSSI.

Bit	7	6	5	4	
0x06	RX_CRC_VALID	RND_	VALUE	RSSI	PHY_RSSI
Read/Write	R	R	R	R	
Reset value	0	1	1	0	
Bit	3	2	1	0	
0x06		R	SSI		PHY_RSSI
Read/Write	R	R	R	R	
Reset value	0	0	0	0	

### • Bit 6:5 - RND VALUE

The 2-bit random value can be retrieved by reading register bits RND\_VALUE.

Table 11-8. RND\_VALUE.

Register Bits	Value	Description
RND_VALUE	<u>3</u>	Deliver two bit noise value within receive state. Valid values are [3, 2,, 0].

Note: 1. The radio transceiver shall be in Basic Operating Mode receive state.



# 11.3 High Data Rate Modes

The main features are:

- High Data Rate Transmission up to 2000kb/s.
- Support of Basic and Extended Operating Mode
- Support of other features of the Extended Feature Set

#### 11.3.1 Overview

The Atmel AT86RF233 also supports alternative data rates, higher than 250kb/s for applications beyond IEEE 802.15.4 compliant networks.

The selection of a data rate does not affect the remaining functionality. Thus it is possible to run all features and operating modes of the radio transceiver in various combinations.

The data rate can be selected by writing to register bits OQPSK\_DATA\_RATE (register 0x0C, TRX\_CTRL\_2).

The High Data Rate Modes occupy the same RF channel bandwidth as the IEEE 802.15.4 – 2.4GHz 250kb/s standard mode. Due to the decreased spreading factor, the sensitivity of the receiver is reduced accordingly. Table 11-9 shows typical values of the sensitivity for different data rates.

**Table 11-9**. High Data Rate Sensitivity for AWGN channel.

High Data Rate	Sensitivity	Comment
250kb/s	-101dBm	PER ≤ 1%, PSDU length of 20 octets
500kb/s	-96dBm	PER ≤ 1%, PSDU length of 20 octets
1000kb/s	-94dBm	PER ≤ 1%, PSDU length of 20 octets
2000kb/s	-88dBm	PER ≤ 1%, PSDU length of 20 octets


By default there is no header based signaling of the data rate within a transmitted frame. Thus nodes using a data rate other than the default IEEE 802.15.4 data rate of 250kb/s are to be configured in advance and consistently. Alternatively, the configurable start of frame delimiter (SFD) could be used as an indicator of the PHY data rate, see Section 11.9.

### 11.3.2 High Data Rate Packet Structure

In order to allow appropriate frame synchronization, Atmel AT86RF233 higher data rate modulation is restricted to the payload octets only. The SHR and the PHR field are transmitted with the IEEE 802.15.4 compliant data rate of 250kb/s, refer to Section 8.1.1.

A comparison of the general packet structure for different data rates with an example PSDU length of 80 octets is shown in Figure 11-9.

Figure 11-9. High Data Rate Frame Structure.



Due to the overhead caused by the SHR, PHR as well as the FCS, the effective data rate is lower than the selected data rate. This is also affected by the length of the PSDU. A graphical representation of the effective PSDU data rate is shown in Figure 11-10.

1600 -2000 1400 ----1000 ---- 500 1200 250 1000 B [kb/s] 2000 kb/s 800 1000 kb/s 600 500 kb/s 400 250 kb/s 200 0 0 20 40 100 120 **PSDU** length in octets

Figure 11-10. Effective Data Rate "B" for O-QPSK High Data Rate Modes.

The effective throughput is further affected by the MAC overhead, the acknowledgment scheme as well as the microcontroller processing capability. Consequently, High Data





Rate transmission and reception is useful for large PSDU lengths due to the higher effective data rate, or to reduce the power consumption of the system. When using High Data Rate Modes the active on-air time is significantly reduced.

### 11.3.3 High Data Rate Frame Buffer Access

The Atmel AT86RF233 Frame Buffer access to read or write frames for High Data Rate transmission is similar to the procedure described in Section 6.3.2. However, during Frame Buffer read access the next byte transferred after the PSDU data is the LQI value. This value is invalid for the High Data Rates.

Figure 11-11 illustrates the packet structure of a High Data Rate Frame Buffer read access.

Figure 11-11. Packet Structure - High Data Rate Frame Buffer Read Access.



The structure of RX\_STATUS is described in Table 6-3.

### 11.3.4 High Data Rate Energy Detection

According to IEEE 802.15.4 the ED measurement duration is eight symbol periods. For frames operated at higher data rates the automated ED measurement duration is reduced to 32µs to take the reduced frame length into account, refer to Section 8.5.

During Frame Buffer read access the ED value is appended to the PSDU data, refer to Section 11.3.3.

### 11.3.5 High Data Rate Mode Options

### **Receiver Sensitivity Control**

The different data rates between PPDU header (SHR and PHR) and PHY payload (PSDU) cause a different sensitivity between header and payload. This can be adjusted by defining sensitivity threshold levels of the receiver. With a sensitivity threshold level RX\_PDT\_LEVEL > 0 (register 0x15, RX\_SYN), the receiver does not receive frames with an RSSI level below that threshold. Under these operating conditions the receiver current consumption is reduced to 11.3mA, refer to Section 12.8 parameter I<sub>RX\_ON\_LO</sub>.

Enabling receiver sensitivity control with at least RX\_PDT\_LEVEL = 1 is recommended for the 2000kb/s rate with a PSDU sensitivity of -88dBm. In the case of receiving with the default setting of RX\_PDT\_LEVEL, a high data rate frame may be detected even if the PSDU sensitivity is above the received signal strength. In this case the frame is rejected.

A description of the settings to control the sensitivity threshold RX\_PDT\_LEVEL (register 0x15, RX\_SYN) can be found in Section 9.1.4.

### Scrambler

For data rate 2000kb/s, additional chip scrambling is applied per default, in order to mitigate data dependent spectral properties. Scrambling can be disabled if Atmel AT86RF233 register bit OQPSK\_SCRAM\_EN (register 0x0C, TRX\_CTRL\_2) is set to zero.

#### **Carrier Sense**

For clear channel assessment, IEEE 802.15.4-2006 specifies several modes which may either apply *Energy above threshold* or *Carrier sense (CS)* or a combination of both. In High Data Rate Modes only "Energy above threshold" is supported, since the modulation spreading is not compliant to IEEE 802.15.4-2006.


### **Link Quality Indicator (LQI)**

For the High Data Rate Modes, the link quality indicator does not contain useful information and should be discarded.

# **Reduced Acknowledgment Timing**

On higher data rates the IEEE 802.15.4 compliant acknowledgment frame response time of 192µs significantly reduces the effective data rate of the network. To minimize this influence in Extended Operating Mode RX\_AACK, refer to Section 7.2.3, the acknowledgment frame response time can be reduced to 32µs. Figure 11-12 illustrates an example for a reception and acknowledgement of a frame with a data rate of 2000kb/s and a PSDU length of 80 symbols. The PSDU length of the acknowledgment frame is five octets according to IEEE 802.15.4.

Figure 11-12. High Data Rate AACK Timing.



If register bit AACK\_ACK\_TIME (register 0x17, XAH\_CTRL\_1) is set the acknowledgment time is reduced from 192µs to 32µs.



# 11.3.6 Register Description

# Register 0x0C (TRX\_CTRL\_2):

The TRX\_CTRL\_2 register is a multi-purpose control register to control various settings of the radio transceiver.

Figure 11-13. Register TRX\_CTRL\_2.

Bit	7	6	5	4	_
0x0C	RX_SAFE_MODE	reserved	OQPSK_SCRAM_ EN	reserved	TRX_CTRL_2
Read/Write	R/W	R	R/W	R	_
Reset value	0	0	1	0	
Bit	3	2	1	0	_
0x0C	reserved		OQPSK_DATA_RATE		TRX_CTRL_2
Read/Write	R	R/W	R/W	R/W	_
Reset value	0	0	0	0	

# • Bit 5 - OQPSK\_SCRAM\_EN

If register bit OQPSK\_SCRAM\_EN is enabled, an additional chip scrambling is applied for 2000kb/s data rate.

Table 11-10. OQPSK\_SCRAM\_EN.

Register Bits	Value	Description
OQPSK_SCRAM_EN	0	Scrambler is disabled
	<u>1</u>	Scrambler is enabled

### Bit 2:0 - OQPSK\_DATA\_RATE

A write access to these register bits set the OQPSK PSDU data rate used by the radio transceiver. The reset value O-QPSK\_DATA\_RATE = 0 is the PSDU data rate according to IEEE 802.15.4.

Table 11-11. OQPSK\_DATA\_RATE.

Register Bits	Value	Description
OQPSK_DATA_RATE	<u>0</u> <sup>(1)</sup>	250kb/s
	1	500kb/s
	2	1000kb/s
	3	2000kb/s
		All other values are reserved

Note: 1. IEEE 802.15.4 compliant.

# Register 0x15 (RX\_SYN):

The register RX\_SYN controls the blocking of receiver path and the sensitivity threshold of the receiver.

Figure 11-14. Register RX\_SYN.

Bit	7	6	5	4			
0x15	RX_PDT_DIS		RX_SYN				
Read/Write	R/W	R	R	R			
Reset value	0	0	0	0			
Bit	3	2	1	0			
0x15		RX_PD	RX_PDT_LEVEL				
Read/Write	R/W	R/W	R/W	R/W			
Reset value	0	0	0	0			

# • Bit 3:0 - RX\_PDT\_LEVEL

The register bits RX\_PDT\_LEVEL desensitize the receiver in steps of 3dB.


Table 11-12. RX\_PDT\_LEVEL.

Register Bits	Value	Description	
RX_PDT_LEVEL	0x00	Maximum RX sensitivity	
0x0F RX		RX input level > RSSI_BASE_VAL + 3[dB] x 14	

## Register 0x17 (XAH\_CTRL\_1):

The XAH\_CTRL\_1 register is a multi-purpose controls register for Extended Operating Mode.

Figure 11-15. Register XAH\_CTRL\_1.



# • Bit 2 - AACK\_ACK\_TIME

The register bit AACK\_ACK\_TIME controls the acknowledgment frame response time within RX\_AACK mode.

Table 11-13. AACK ACK TIME.

Register Bits Value		Description				
AACK_ACK_TIME <u>0</u>		Acknowledgment time is 12 symbol periods (aTurnaroundTime)				
	1	Acknowledgment time is two symbol periods				





According to IEEE 802.15.4-2006, Section 7.5.6.4.2 the transmission of an acknowledgment frame shall commence 12 symbol periods (aTurnaroundTime) after the reception of the last symbol of a data or MAC command frame. This is achieved with the reset value of the register bit AACK\_ACK\_TIME.

Alternatively, if AACK\_ACK\_TIME = 1 an acknowledgment frame is sent already two symbol periods after the reception of the last symbol of a data or MAC command frame. This may be applied to proprietary networks or networks using the High Data Rate Modes to increase battery lifetime and to improve the overall data throughput.

# 11.4 Antenna Diversity

The Antenna Diversity implementation is characterized by:

- Improves signal path robustness between nodes
- Atmel AT86RF233 self-contained antenna diversity algorithm
- Direct register based antenna selection

#### 11.4.1 Overview

Due to multipath propagation effects between network nodes, the receive signal strength may vary and affect the link quality, even for small variance of the antenna location. These fading effects can result in an increased error floor or loss of the connection between devices.

To improve the reliability of an RF connection between network nodes Antenna Diversity can be applied to reduce effects of multipath propagation and fading. Antenna Diversity uses two antennas to select the most reliable RF signal path. To ensure highly independent receive signals on both antennas, the antennas should be carefully separated from each other.

If a valid IEEE 802.15.4 frame is detected on one antenna, this antenna is selected for reception. Otherwise the search is continued on the other antenna and vice versa.

Antenna Diversity can be used in Basic and Extended Operating Modes and can also be combined with other features and operating modes like High Data Rate Mode and RX/TX Indication.

## 11.4.2 Antenna Diversity Application Example

ANT1

A block diagram for an application using an antenna switch is shown in Figure 11-16.




Figure 11-16. Antenna Diversity – Block Diagram.

Generally, when the external RF-Switch (SW1) is to be controlled by antenna diversity algorithm, the antenna diversity enable must be activated by register bit ANT\_EXT\_SW\_EN (register 0x0D, ANT\_DIV). Then the digital control pins pin 9 (DIG1) and pin 10 (DIG2) are enabled (refer to Section 1.3) to drive the antenna switch control signals to the differential inputs of the RF Switch (SW1) to switch between ANT0 and ANT1.





If the Atmel AT86RF233 is not in a receive or transmit state, it is recommended to disable register bit ANT\_EXT\_SW\_EN to reduce the power consumption or avoid leakage current of an external RF switch, especially during SLEEP or DEEP\_SLEEP state. If register bit ANT\_EXT\_SW\_EN = 0, output pins DIG1/DIG2 are pulled-down to digital ground.

#### **User Defined Antenna Selection**

A microcontroller defined selection of a certain antenna can be done by disabling the automated Antenna Diversity algorithm (ANT\_DIV\_EN = 0) and selecting one antenna using register bits ANT CTRL = 1/2.

The antenna defined by register bits ANT\_CTRL (register 0x0D, ANT\_DIV) is used for transmission and reception.

#### **Autonomous Antenna Selection**

The autonomous Antenna Diversity algorithm is enabled with register bits  $ANT\_DIV\_EN = 1$  and  $ANT\_CTRL = 0/3$  (register 0x0D, ANT\_DIV). It allows the use of Antenna Diversity even if the microcontroller does currently not control the radio transceiver, for instance in Extended Operating Mode.

Upon reception of a frame, the AT86RF233 selects one antenna. The selected antenna is then indicated by register bit ANT\_SEL (register 0x0D, ANT\_DIV). If required, it is recommended to read register bit ANT\_SEL after IRQ\_2 (RX\_START). After the frame reception is completed, the antenna selection continues searching for new frames on both antennas. However, the register bit ANT\_SEL maintains its previous value (from the last received frame) until a new IEEE 802.15.4 frame has been detected, and the selection algorithm locked into one antenna again. At this time the register bit ANT\_SEL is updated again.

If a device is in RX\_AACK mode, receiving a frame containing an ACK request, the ACK frame is transmitted using the same antenna as used during receive.

If a device performs a transaction in TX\_ARET mode, it starts to listen for an ACK on the transmit antenna. If no ACK was received, the next transmission attempt is done on the other transmit antenna. This will be repeated with each retry.

### 11.4.3 Antenna Diversity Sensitivity Control

Due to a different receive algorithm used by the Antenna Diversity algorithm, the correlator threshold of the receiver has to be adjusted. It is recommended to set register bits PDT\_THRES (register 0x0A, RX\_CTRL) to three.

# 11.4.4 Register Description

# Register 0x0A (RX\_CTRL):

The RX\_CTRL register controls the sensitivity of the Antenna Diversity mode and indicates the receiver synchronization behavior.

Figure 11-17. Register RX\_CTRL.

Bit	7	6	5	4	_	
0x0A	PEL_SHIF	T_VALUE	rese	reserved		
Read/Write	R	R	R/W	R/W		
Reset value	0	0	1	1		
Bit	3	2	1	0	_	
0x0A		PDT_	THRES		RX_CTRL	
Read/Write	R/W	R/W	R/W	R/W	_	
Reset value	0	1	1	1		

# • Bit 3:0 - PDT\_THRES

The register bits PDT\_THRES control the sensitivity of the receiver correlation unit.

Table 11-14. PDT\_THRES.

Register Bits	Value	Description
PDT_THRES	0x3 <sup>(1)</sup>	Recommended correlator threshold for Antenna Diversity operation
	<u>0x7</u>	To be used if Antenna Diversity algorithm is disabled
		All other values are reserved

Note: 1. If the Antenna Diversity algorithm is enabled (ANT\_DIV\_EN = 1), the value shall be set to PDT\_THRES = 3, otherwise it shall be set back to the reset value. This is not automatically done by the hardware.

# Register 0x0D (ANT\_DIV):

The ANT\_DIV register controls Antenna Diversity.

Figure 11-18. Register ANT\_DIV.

J		_			
Bit _	7	6	5	4	
0x0D	ANT_SEL		reserved		ANT_DIV
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x0D	ANT_DIV_EN	ANT_EXT_SW_EN	ANT.	_CTRL	ANT_DIV
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	



### • Bit 7 - ANT SEL

Signals selected antenna, related to the last received frame.

Table 11-15. ANT SEL.

Register Bits	Value	Description
ANT_SEL	<u>0</u>	Antenna 0
	1	Antenna 1

Note: 1. If the autonomous Antenna Diversity algorithm is enabled, the register bit ANT\_SEL maintains its previous value (from the last received frame) until a new SHR has been found.

This register bit signals the currently selected antenna path. The selection may be based either on the last antenna diversity cycle (ANT\_DIV\_EN = 1) or on the content of register bits ANT\_CTRL, for details refer to Section 11.4.2.

### • Bit 3 - ANT\_DIV\_EN

The register bit ANT\_DIV\_EN activates the autonomous Antenna Diversity algorithm.

Table 11-16. ANT\_DIV\_EN.

Register Bits	Value	Description	
ANT_DIV_EN	<u>0</u>	Antenna Diversity algorithm is disabled	
	1	Antenna Diversity algorithm is enabled	

If ANT\_DIV\_EN = 1 register bit ANT\_EXT\_SW\_EN shall be set to one, too. This is Note: not automatically done by the hardware.

If register bit ANT\_DIV\_EN is set the Antenna Diversity algorithm is enabled. On reception of a frame the algorithm selects an antenna autonomously during SHR search. This selection is kept until:

- · A new SHR search starts
- · Leaving receive states
- Register bits ANT\_CTRL are manually programmed

### Bit 2 - ANT\_EXT\_SW\_EN

The register bit ANT\_EXT\_SW\_EN controls the external antenna switch.

Table 11-17. ANT\_EXT\_SW\_EN.

Register Bits Value		Description	
ANT_EXT_SW_EN <u>0</u>		Antenna Diversity RF switch control is disabled	
1		Antenna Diversity RF switch control is enabled	

If enabled, pin 9 (DIG1) and pin 10 (DIG2) become output pins and provide a differential control signal for an Antenna Diversity switch. The selection of a specific antenna is done either by the automated Antenna Diversity algorithm (ANT\_DIV\_EN = 1), or according to register bits ANT\_CTRL if Antenna Diversity algorithm is disabled.

If the Atmel AT86RF233 is not in receive or transmit state, it is recommended to disable register bit ANT\_EXT\_SW\_EN to reduce the power consumption or avoid leakage current of an external RF switch, especially during SLEEP or DEEP\_SLEEP state. If register bit ANT\_EXT\_SW\_EN = 0, output pins DIG1 and DIG2 are pulled-down to digital ground.

158

159

Pin 10 (DIG2) is overloaded with RX and TX Frame Time Stamping, see Section 11.6, if IRQ\_2\_EXT\_EN is set.

# • Bit 1:0 - ANT\_CTRL

These register bits provide a static control of an Antenna Diversity switch.

Table 11-18. ANT CTRL.

Register Bits	Value	Description
ANT_CTRL	<u>0</u>	Mandatory setting for applications not using Antenna Diversity and if autonomous antenna selection is enabled
	1	Antenna 0 DIG1 = L DIG2 = H
	2	Antenna 1 DIG1 = H DIG2 = L
	3	Same behavior as value zero

These register bits provide a static control of an Antenna Diversity switch if ANT\_DIV\_EN = 0 and ANT\_EXT\_SW\_EN = 1. Although it is possible to change register bits ANT\_CTRL in state TRX\_OFF, this change will be effective at pin 9 (DIG1) and pin 10 (DIG2) in states PLL\_ON and RX\_ON.



## 11.5 RX/TX Indicator

The main features are:

- RX/TX indicator to control an external RF front-end
- Microcontroller independent RF front-end control
- Providing TX timing information

#### 11.5.1 Overview

While IEEE 802.15.4 is targeting low cost and low power applications, solutions supporting higher transmit output power are occasionally desirable. To simplify the control of an optional external RF front-end, a differential control pin pair can indicate that the Atmel AT86RF233 is currently in transmit mode.

The control of an external RF front-end is done via digital control pins DIG3/DIG4. The function of this pin pair is enabled with register bit PA\_EXT\_EN (register 0x04, TRX\_CTRL\_1). While the transmitter is turned off, pin 1 (DIG3) is set to low level and pin 2 (DIG4) to high level. If the radio transceiver starts to transmit, the two pins change the polarity. This differential pin pair can be used to control PA, LNA, and RF switches.


If the AT86RF233 is not in a receive or transmit state, it is recommended to disable register bit PA\_EXT\_EN (register 0x04, TRX\_CTRL\_1) to reduce the power consumption or avoid leakage current of external RF switches and other building blocks, especially during SLEEP or DEEP\_SLEEP state. If register bit PA\_EXT\_EN = 0, output pins DIG3/DIG4 are pulled-down to analog ground.

### 11.5.2 External RF-Front End Control

The timing of an external RF front-end relative to the radio transceiver sequencing is shown in Figure 11-19 and Figure 11-20, focusing on the TX indication.

A rising edge of pin 11 (SLP\_TR) initiates a transmission, refer to Section 9.1. The radio transceiver control switches the differential pin pair DIG3/DIG4 6µs after TX request recognition to TX operating mode indication. After finishing the transmission, as shown in Figure 11-20, pin pair DIG3/DIG4 is switched back to RX operating mode indication 3µs after disabling the AT86RF233 internal PA.





0 2 4 6 Length [μs]

TRX\_STATE BUSY\_TX PLL\_ON

PA buffer

PA

Modulation 1 1 1 0 1 0 1 0 1 0 1 0 0 0 0

DIG3

DIG4

Figure 11-20. TX Power Down Ramping for maximum TX Power.

## 11.5.3 Register Description

# Register 0x04 (TRX\_CTRL\_1):

The TRX\_CTRL\_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver.

Figure 11-21. Register TRX\_CTRL\_1.

Bit	7	6	5	4		
0x04	PA_EXT_EN	IRQ_2_EXT_EN	TX_AUTO_CRC_ ON	RX_BL_CTRL	TRX_CTRL_1	
Read/Write	R/W	R/W	R/W	R/W		
Reset value	0	0	1	0		
Bit	3	2	1	0		
0x04	SPI_CMI	D_MODE	IRQ_MASK_MODE	IRQ_POLARITY	TRX_CTRL_1	
Read/Write	R/W	R/W	R/W	R/W		
Reset value	0	0	1	0		

### • Bit 7 - PA\_EXT\_EN

The register bit PA\_EXT\_EN enables pin 1 (DIG3) and pin 2 (DIG4) to indicate the transmit state of the radio transceiver.

Table 11-19. RF Front-End Control Pins.

PA_EXT_EN	State	Pin	Value	Description
<u>0</u>	n/a	DIG3	L	External RF front-end control disabled
		DIG4	L	
1 <sup>(1)</sup>	TX_BUSY	DIG3	Н	External RF front-end control enabled
		DIG4	L	
	Other	DIG3	L	
		DIG4	Н	

Note: 1. It is recommended to set PA\_EXT\_EN = 1 only in receive or transmit states to reduce the power consumption or avoid leakage current of external RF switches or other building blocks, especially during SLEEP or DEEP\_SLEEP state.






# 11.6 RX and TX Frame Time Stamping (TX\_ARET)

#### 11.6.1 Overview

An exact timing of received and transmitted frames is signaled by Atmel AT86RF233 pin 10 (DIG2). A valid PHR reception or start of frame transmission is indicated by a DIG2 rising edge. The pin remains high during frame reception or transmission. TX Frame Time Stamping is limited to TX\_ARET, whereas the RX Frame Time Stamping is available for all receive modes. Exemplary, Figure 11-22 illustrates a frame reception example.

If this pin is not used for RX Frame Time Stamping, it can be configured for Antenna Diversity, refer to Section 11.4. Otherwise, this pin is internally connected to ground.

Figure 11-22. Timing of RX\_START and DIG2 for RX Frame Time Stamping.



Note: 1. Timing figures t<sub>IRQ</sub> refer to Section 12.4.

# 11.6.2 Register Description

### Register 0x04 (TRX\_CTRL\_1):

The TRX\_CTRL\_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver.

Figure 11-23. Register TRX\_CTRL\_1. Bit 5 0x04 TX\_AUTO\_CRC\_ IRQ\_2\_EXT\_EN TRX\_CTRL\_1 PA\_EXT\_EN RX\_BL\_CTRL ON Read/Write R/W R/W R/W R/W Reset value 0 1 0 Bit 0x04 SPI\_CMD\_MODE IRQ\_MASK\_MODE IRQ\_POLARITY TRX\_CTRL\_1 Read/Write R/W R/W R/W R/W Reset value 0 0 1 0

163

### • Bit 6 - IRQ\_2\_EXT\_EN

The register bit IRQ\_2\_EXT\_EN controls external signaling for time stamping via pin 10 (DIG2).

**Table 11-20.** IRQ\_2\_EXT\_EN.

Register Bits	Value	Description	
IRQ_2_EXT_EN	0 Time stamping over pin 10 (DIG2) is disabled		
	1 <sup>(1)</sup>	Time stamping over pin 10 (DIG2) is enabled	

Notes: 1. The pin 10 (DIG2) is also active if the corresponding interrupt event IRQ\_2 (RX\_START) mask bit in register 0x0E (IRQ\_MASK) is set to zero.

2. The pin remains at high level until the end of the frame receive or transmit procedure.

# Register 0x17 (XAH\_CTRL\_1):

The XAH\_CTRL\_1 register is a multi-purpose controls register for Extended Operating Mode.

Figure 11-24. Register XAH\_CTRL\_1.

Bit	7	6	5	4	
0x17	ARET TX TS EN	reserved	AACK_FLTR_RES_	AACK_UPLD_RES_	XAH CTRL 1
	74121_17 <u>_</u> 10_21	10001100	FT	FT	/U.I.I_U.I.KLI
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x17	reserved	AACK_ACK_TIME	AACK_PROM_ MODE	AACK_SPC_EN	XAH_CTRL_1
Read/Write	R	R/W	R/W	R/W	•
Reset value	0	0	0	0	

# • Bit 7 - ARET\_TX\_TS\_EN

If register bit ARET\_TX\_TS\_EN = 1, then any frame transmission within TX\_ARET mode is signaled via pin 10 (DIG2).

Table 11-21. ARET\_TX\_TS\_EN.

Register Bits	Value	Description	
ARET_TX_TS_EN	0 TX_ARET time stamping via pin 10 (DIG2) is disable		
	1 <sup>(1)</sup>	TX_ARET time stamping via pin 10 (DIG2) is enabled	

Note: 1. It is necessary to set register bit IRQ\_2\_EXT\_EN (register 0x04, TRX\_CTRL\_1).




# 11.7 Frame Buffer Empty Indicator

#### 11.7.1 Overview

For time critical applications that want to start reading the frame data as early as possible, the Atmel AT86RF233 Frame Buffer status can be indicated to the microcontroller through a dedicated pin. This pin indicates to the microcontroller if an access to the Frame Buffer is not possible since valid PSDU data are missing.

Pin 24 (IRQ) can be configured as a Frame Buffer Empty Indicator during a Frame Buffer read access. This mode is enabled by register bit RX\_BL\_CTRL (register 0x04, TRX\_CTRL\_1). The IRQ pin turns into Frame Buffer Empty Indicator after the Frame Buffer read access command, see note (1) in Figure 11-25, has been transferred on the SPI bus until the Frame Buffer read procedure has finished indicated by /SEL = H, see note (4).

Figure 11-25. Timing Diagram of Frame Buffer Empty Indicator.



Notes:

- 1. Timing figure  $t_{12}$  refer to Section 12.4.
- 2. A Frame Buffer read access can proceed as long as pin 24 (IRQ) = L.
- 3. Pin IRQ = H indicates that the Frame Buffer is currently not ready for another SPI cycle.
- 4. The Frame Buffer read procedure has finished indicated by /SEL = H.

The microcontroller has to observe the IRQ pin during the Frame Buffer read procedure. A Frame Buffer read access can proceed as long as pin 24 (IRQ) = L, see note (2). When the IRQ output pin is pulled high (IRQ = H), the Frame Buffer is not ready for another SPI cycle, see note (3) above. The read operation can be resumed as the IRQ output pin is pulled low again (IRQ = L) to indicate new data in the buffer.

On Frame Buffer read access, three more byte are transferred via MISO after PHR and PSDU data, namely LQI, ED, and RX\_STATUS; refer to Section 6.3.2. Because these bytes are appended and physically not stored in the frame buffer, they are ignored for Frame Buffer empty indication.

The Frame Buffer Empty Indicator pin 24 (IRQ) becomes valid after  $t_{12}$  = 750ns starting from the last SCLK rising edge while reading a Frame Buffer command byte, see figure above.

Upon completing the SPI frame data receive task, SPI read access can be disabled by pulling /SEL = H, note (4). At this time the IRQ output pin 24 (IRQ) ) can be used as an output to flag pending interrupts to the processor.

If during the Frame Buffer read access a receive error occurs (for example an PLL unlock), the Frame Buffer Empty Indicator locks on 'empty' (pin 24 (IRQ) = H) too. To prevent possible deadlocks, the microcontroller should impose a timeout counter that checks whether the Frame Buffer Empty Indicator remains logic high for more than two

165

octet periods. A new byte must have been arrived at the frame buffer during that period. If not, the Frame Buffer read access should be aborted.

# 11.7.2 Register Description

### Register 0x04 (TRX\_CTRL\_1):

The TRX\_CTRL\_1 register is a multi-purpose register to control various operating modes and settings of the radio transceiver.

Figure 11-26. Register TRX\_CTRL\_1.

Bit	7	6	5	4	_
0x04	PA_EXT_EN	IRQ_2_EXT_EN	TX_AUTO_CRC_ ON	RX_BL_CTRL	TRX_CTRL_1
Read/Write	R/W	R/W	R/W	R/W	-
Reset value	0	0	1	0	
Bit	3	2	1	0	
0x04	SPI_CMI	D_MODE	IRQ_MASK_MODE	IRQ_POLARITY	TRX_CTRL_1
Read/Write	R/W	R/W	R/W	R/W	-
Reset value	0	0	1	0	

# • Bit 4 - RX\_BL\_CTRL

The register bit RX\_BL\_CTRL controls the Frame Buffer Empty Indicator.

Table 11-22. RX\_BL\_CTRL.

Register Bits	Value	Description	
RX_BL_CTRL	<u>0</u>	O Frame Buffer Empty Indicator disabled	
	1	Frame Buffer Empty Indicator enabled	

Note: 1. A modification of register bit IRQ\_POLARITY has no influence to RX\_BL\_CTRL behavior.

If this register bit is set, the Frame Buffer Empty Indicator is enabled. After sending a Frame Buffer read command (refer to Section 6.3), pin 24 (IRQ) indicates that an access to the Frame Buffer is not possible since PSDU data are not available yet.

The pin 24 (IRQ) does not indicate any interrupts during this time.



# 11.8 Dynamic Frame Buffer Protection

### 11.8.1 Overview

The Atmel AT86RF233 continues the reception of incoming frames as long as it is in any receive state. When a frame was successfully received and stored into the Frame Buffer, the following frame will overwrite the Frame Buffer content again.

To relax the timing requirements for a Frame Buffer read access the Dynamic Frame Buffer Protection prevents that a new valid frame passes to the Frame Buffer until a Frame Buffer read access has ended (indicated by /SEL = H, refer to Section 6.3).

A received frame is automatically protected against overwriting:

- in Basic Operating Mode, if its FCS is valid
- in Extended Operating Mode, if an IRQ\_3 (TRX\_END) is generated.

The Dynamic Frame Buffer Protection is enabled with RX\_SAFE\_MODE (register 0x0C, TRX\_CTRL\_2) set and applicable in transceiver states RX\_ON and RX\_AACK\_ON.

Note:

1. The Dynamic Frame Buffer Protection only prevents write accesses from the air interface – not from the SPI interface. A Frame Buffer or SRAM write access may still modify the Frame Buffer content.

### 11.8.2 Register Description

# Register 0x0C (TRX\_CTRL\_2):

The TRX\_CTRL\_2 register is a multi-purpose control register to control various settings of the radio transceiver.

Figure 11-27. Register TRX\_CTRL\_2.

Bit	7	6	5	4	
0x0C	RX_SAFE_MODE	reserved	OQPSK_SCRAM_ EN	reserved	TRX_CTRL_2
Read/Write	R/W	R	R/W	R	
Reset value	0	0	1	0	
Bit	3	2	1	0	
0x0C	reserved		OQPSK_DATA_RATE		TRX_CTRL_2
Read/Write	R	R/W	R/W	R/W	
Reset value	0	0	0	0	

### • Bit 7 - RX SAFE MODE

Protect Frame Buffer after frame reception with valid FCF check.

Table 11-23. RX SAFE MODE.

Register Bits	Value	Description	
RX_SAFE_MODE	<u>0</u>	<ul> <li><u>0</u> Disable Dynamic Frame Buffer protection</li> </ul>	
	1 <sup>(1)</sup>	Enable Dynamic Frame Buffer protection	

Note: 1. Dynamic Frame Buffer Protection is released on the rising edge of pin 23 (/SEL) during a Frame Buffer read access, or on the radio transceiver's state change from RX\_ON or RX\_AACK\_ON to another state.

This operation mode is independent of the setting of register bits RX\_PDT\_LEVEL, (register 0x15, RX\_SYN), refer to Section 9.1.3.

## 11.9 Alternate Start-Of-Frame Delimiter

### 11.9.1 Overview

The SFD (start of frame delimiter) is a field indicating the end of the SHR and the start of the packet data. The length of the SFD is one octet (two symbols for O-QPSK). The octet is used for byte synchronization only and is not included in the Atmel AT86RF233 Frame Buffer.

The value of the SFD can be changed if it is needed to operate in non-IEEE 802.15.4 compliant networks. A node with a non-standard SFD value cannot synchronize with any of the IEEE 802.15.4 network nodes.

Due to the way the SHR is formed, it is not recommended to set the low-order four bits to zero. The LSB of the SFD is transmitted first, that is right after the last bit of the preamble sequence.

# 11.9.2 Register Description

### Register 0x0B (SFD\_VALUE):

The SFD\_VALUE register contains the one octet start-of-frame delimiter (SFD).

Figure 11-28. Register SFD\_VALUE.

Bit	7	6	5	4	
0x0B		SFD_'	VALUE		SFD_VALUE
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	1	0	1	0	
Bit	3	2	1	0	
0x0B		SFD_'	VALUE		SFD_VALUE
Read/Write	R/W	R/W	R/W	R/W	_
Reset value	0	1	1	1	

### • Bit 7:0 - SFD\_VALUE

The register bits SFD\_VALUE are required for transmit and receive operation.

Table 11-24. SFD\_VALUE.

Register Bits	Value	Description
SFD_VALUE	<u>0xA7</u>	For transmission this value is copied into start-of-frame delimiter (SFD) field of frame header. For reception this value is checked for incoming frames.  The default value is according to IEEE 802.15.4 specification.

For IEEE 802.15.4 compliant networks, set  $SFD_VALUE = 0xA7$  as specified in [2]. This is the default value of the register.

To establish non IEEE 802.15.4 compliant networks, the SFD value can be changed to any other value. If enabled, IRQ\_2 (RX\_START) is issued only if the received SFD matches SFD\_VALUE and a valid PHR is received.

167



# 11.10 Reduced Power Consumption Mode (RPC)

The Reduced Power Consumption mode is characterized by:

- · Significant power reduction for several operating modes
- Self-contained, self-calibrating and adaptive power reduction schemes

#### 11.10.1 Overview

Atmel AT86RF233 RPC offers a variety independent techniques and methods to significantly reduce the power consumption. RPC is applicable to several operating modes and transparent to other extended features.

Notes:

- To achieve the lowest power consumption set register 0x16, TRX\_RPC to 0xFF.
- 2. For disabling the Reduced Power Consumption modes set register 0x16, TRX\_RPC to 0xC1 or 0x01.

#### 11.10.2 RPC Methods and Elements

### 11.10.2.1 PES - PLL Energy Saving

The PES mode is activated with register bit PLL\_RPC\_EN (register 0x16, TRX\_RPC) set to one.

### Applicable to states: PLL\_ON and TX\_ARET\_ON

A state change towards PLL\_ON or TX\_ARET\_ON causes an initial PLL calibration run, immediately followed by entering the PES mode. A state change towards RX or TX states, a channel switch or PLL calibration causes a PLL wake-up. After finishing such an operation, the PLL automatically enters the PES mode.

The typical current consumption I<sub>PLL ON</sub> reduces from 5.2mA to 450µA.

## 11.10.2.2 SRT - Smart Receiving Technology

The SRT mode is activated with register bit RX\_RPC\_EN (register 0x16, TRX\_RPC) set to one.

# Applicable to states: RX\_ON, RX\_AACK\_ON and TX\_ARET

SRT reduces the average power consumption during RX listening periods. In typical environment situations SRT reduces the average current consumption  $I_{RX\_ON}$  by up to 50%. A configuration of SRT is done with register bits RX\_RPC\_CTRL (register 0x16, TRX\_RPC).

Notes:

- 1. It's recommended to disable SRT during RSSI measurements or random number generation, Section 8.4 and Section 11.2.
- 2. During CCA or/and ED scan the SRT is disabled automatically.
- 3. If autonomous antenna diversity is enabled, SRT cannot achieve the maximum effect
- 4. Depending on operating conditions (traffic, temperature, channel noise, frequency settings) the effective reduction of current consumption may vary.

## 11.10.2.3 ERD - Extended Receiver Desensitizing

Atmel AT86RF233 ERD is activated with register bit PDT\_RPC\_EN (register 0x16, TRX\_RPC) set to one.

# Applicable to states: RX, RX\_AACK and TX\_ARET

In combination with RX\_PDT\_LEVEL settings, the average RX current is further significantly reduced, for details refer to Section 12.8.

An RX\_PDT\_LEVEL = 0x08 setting requires special attention. In contrast to definitions in Table 9-3, the sensitivity is reduced to -80dBm only, but at much lower average RX listen current than comparable register settings.

Notes:

- With RX\_PDT\_LEVEL = 0x08, RSSI/ED can not resolve RX input levels from -80dBm to -67dBm.
- 2. During CCA or/and ED scan the ERD is disabled automatically.

### 11.10.2.4 TPH - Automated TX Power Handling

TPH is activated with register bit XAH\_TX\_RPC\_EN (register 0x16, TRX\_RPC) set to one.

# Applicable to states: RX\_AACK

ACK frame TX output power setting is automatically adapted according to a combination of received RX frame ED and LQI values. If an expected frame has been successfully received with ED > -77dBm and LQI > 224, the TX output power is reduced. The minimum power is -17dBm (ED > -45dBm and LQI > 224), whereas the maximum is set be register bits TX\_PWR (register 0x05, PHY\_TX\_PWR).

Reading the TX\_PWR field provides the used transmit power for last transmitted frame including acknowledgement frame. This allows monitoring the actual RPC handling used for transmitting. See register bits TX\_PWR description for further information.

The Table 11-25 shows the typical current consumption for dedicated TX output power values.

**Table 11-25**. TX Output Power versus Current Consumption (extraction).

Register Bits	TX Output Power [dBm]	Current Consumption [mA]
TX_PWR	+4	13.8
	+0	11.8
	-17	7.2

Notes:

- 1. The upper limit will be declared by register bits TX\_PWR (register 0x05, PHY\_TX\_PWR), refer to Section 9.2.5.
- If the sequence number, refer to Section 8.1.2, from previous received frame equal to the current frame sequence number, then no automatic TX power reduction will be activated.

### Applicable to states: TX\_ARET

If the first frame transmission fails, using a reduced TX output power as set by register bits TX\_PWR (register 0x05, PHY\_TX\_PWR), the next frame retry starts with maximum TX output power (+4dBm).





Note:

3. The lower limit for the first frame transmitting will be declared by register bits TX\_PWR (register 0x05, PHY\_TX\_PWR), refer to Section 9.2.5.

Achievable TX current consumption  $I_{BUSY\_TX}$  reductions are shown in Section 12.8 or Table 11-25.

### 11.10.2.5 PAM - PAN Address Match Recognition

Atmel AT86RF233 PAM is activated with register bit IPAN\_RPC\_EN (register 0x16, TRX\_RPC) set to one.

### Applicable to states: RX\_AACK

Address match fail indication of the IEEE 802.15.4 frame filtering causes stopping of the receive procedure in two ways:

- 1. If PAN address does not match, a new listen period starts immediately,
- 2. If PAN address matches, the radio transceiver enters power saving mode for the remaining frame and ACK period, if an ACK is requested.

Notes:

- PAM is applicable to short ACK time and reserved frames types as set by register bit AACK\_ACK\_TIME and register bit AACK\_FLTR\_RES\_FT (register 0x17, XAH\_CTRL\_1), respectively.
- 2. If promiscuous mode is enabled with AACK\_PROM\_MODE (register 0x17, XAH\_CTRL\_1) set, PAM is disabled automatically.

### 11.10.2.6 Miscellaneous Power Reduction Functions

### Applicable to states: RX and RX\_AACK

In addition to Dynamic Frame Buffer Protection, refer to Section 11.8:

During Dynamic Frame Buffer Protection, the radio transceiver automatically enters the power save mode.

### Applicable to states: TX ARET

In addition to CSMA-CA retry, refer to Section 7.2.4:

After starting the TX\_ARET transaction, a random backoff period is performed. Within this backoff period the radio transceiver automatically enters power saving mode.

### Applicable to states: TX\_ARET and RX\_AACK

In addition to TX/RX turnaround time, refer to Section 7.2:

The radio transceiver automatically enters power saving mode in:

- TX ARET: during the time waiting for an ACK frame, or
- RX\_AACK: during the time waiting for ACK transmission

Note:

 To handle nodes configured with a RX/TX turnaround time less than 12 symbols, register bits are to be set to RX\_RPC\_CTRL = 0 within TX\_ARET. Alternatively, register bit AACK\_ACK\_TIME (register 0x17, XAH\_CTRL\_1) can be set to one.

# 11.10.3 Register Summary

# Register 0x16 (TRX\_RPC):

The TRX\_RPC register controls the Reduce Power Consumption modes.

Figure 11-29. Register TRX\_RPC.

Bit _	7	6	5	4	
0x16	RX_RP	C_CTRL	RX_RPC_EN	PDT_RPC_EN	TRX_RPC
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	1	0	0	
Bit _	3	2	1	0	
0x16	PLL_RPC_EN	XAH_TX_RPC_EN	IPAN_RPC_EN	reserved	TRX_RPC
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	1	

Note: 1. The reserved bit needs to be set one for write access.

# • Bit 7:6 - RX\_RPC\_CTRL

The register bits RX\_RPC\_CTRL are used for internal performance settings within Smart Receiving mode.

Table 11-26. RX\_RPC\_CTRL.

Register Bits	Value	Description
RX_RPC_CTRL	0	Activates minimum power saving behavior for Smart Receiving mode
	<u>3</u>	Activates maximum power saving behavior for Smart Receiving mode
		All other values are reserved

# • Bit 5 - RX\_RPC\_EN

The register bit RX\_RPC\_EN activates the Smart Receiving mode for all RX listening modes.

Table 11-27. RX\_RPC\_EN.

Register Bits	Value	Description
RX_RPC_EN	<u>0</u>	Smart receiving mode is disabled
	1	Smart receiving mode is enabled

### • Bit 4 - PDT\_RPC\_EN

The register bit PDT\_RPC\_EN controls in combination with the RX\_PDT\_LEVEL value the reduced sensitivity behavior under the RPC mode.

Table 11-28. PDT\_RPC\_EN.

Register Bits	Value	Description
PDT_RPC_EN	<u>0</u>	The reduced sensitivity RPC mode is disabled
	1	The reduced sensitivity RPC mode is enabled





### • Bit 3 - PLL\_RPC\_EN

The register bit PLL\_RPC\_EN controls the extended PLL behavior within PLL\_ON and TX\_ARET\_ON modes.

# Table 11-29. PLL\_RPC\_EN.

Register Bits	Value	Description
PLL_RPC_EN	<u>0</u>	The extended PLL behavior is disabled
	1	The extended PLL behavior is enabled

# • Bit 2 - XAH\_TX\_RPC\_EN

The register bit XAH\_TX\_RPC\_EN controls in combination with the TX\_PWR value the automatic TX power handling within the Extended Operating Mode.

# Table 11-30. XAH\_TX\_RPC\_EN.

Register Bits	Value	Description
XAH_TX_RPC_EN	<u>0</u>	The automatic TX power handling is disabled
	1	The automatic TX power handling is enabled

### • Bit 1 - IPAN\_RPC\_EN

The register bit IPAN\_RPC\_EN controls the own PAN handling within the RPC mode.

Table 11-31. IPAN\_RPC\_EN.

Register Bits	Value	Description
IPAN_RPC_EN	<u>0</u>	The RPC PAN handling is disabled
	1	The RPC PAN handling is enabled

173

# 11.11 Time-Of-Flight Module (TOM)

The time-of-flight measurement functions are characterized by:

- 24-bit Timer/Counter (T/C)
- Automated T/C start, capturing and reset
- · Reference frequency error measurement
- Preamble synchronization monitoring

#### 11.11.1 Overview

The AT86RF233 includes a set of means to trigger time measurements during message transfer.

### 11.11.2 Interrupt Handling

If TOM mode is enabled, it causes the generation of IRQ\_2 (RX\_START) interrupts for all received frames, even with PHR set to zero and IRQ\_2 (RX\_START) is enabled.

#### 11.11.3 TOM Measurements

### 11.11.3.1 24-bit Timer/Counter

The AT86RF233 features a 24-bit Timer/Counter (T/C), which is automatically started, captured or reset. The actual action depends on specified events and operating modes. The T/C is operated at 16MHz. If a timer event occurs, the current time stamp is captured to the Frame Buffer. The timer is reset and started automatically. An exeption is the RX synchronization mode: if the SFD is not equal to 0xA7. In this case, the current counter value is only captured to the Frame Buffer.

### **T/C Content Access**

With TOM mode enabled, the 24-bit T/C value (TIM) is mapped to Frame Buffer address space 0x7D, ..., 0x7F.

- TIM\_0: Frame Buffer Address (0x7D): T/C [7:0]
- TIM\_1: Frame Buffer Address (0x7E): T/C [15:8]
- TIM\_2: Frame Buffer Address (0x7F): T/C [23:16]

### **Events**

The Timer/Counter is controlled as follow:

Table 11-32. 24-bit Timer/Counter Event Overview

Event	Delay [µs]	Capture	Reset	Start
TX start (rising edge of signal SLP_TR)	16.125	Х	Х	Х
RX Synchronization; at detection of SFD (SFD is equal 0xA7)	80	х	х	х
RX Synchronization; at detection of SFD (SFD is not equal 0xA7)	80	X		



### 11.11.3.2 Reference Frequency Error Measurement

During frame reception and register bit TOM\_EN is set wihin the AT86RF233, the frequency error between two peer devices is estimated. The frequency error calculation (FEC) value is accessible from Frame Buffer address 0x7C.

The 8-bit value represents the drift between two successive received chips (0.5µs) with a granularity of 180°/256. The value is accessible after IRQ\_2 (RX\_START) and updated after IRQ\_3 (TRX\_END). It is interpreted as a two's complement signed value in range of -90°, ..., <90°, respectively.

The frequency offset can be calculated as follow:

 $f_{offs}[ppm] = FEC \times (500kHz / 128) / f_{RE}[MHz]$ 

### 11.11.3.3 Preamble Fine Synchronization Monitoring

During receive the radio transceiver searches for SHR symbols and SFD initially. The register bits PEL\_SHIFT\_VALUE (register 0x0A, RX\_CTRL) signals an early/late behaviour relative to the determined discrete, 16MHz based, synchronization time stamp.

As an alternative to the PEL\_SHIFT\_VALUE value the complex magnitude values from the synchronization module can be used for a better time stamp estimation. With TOM mode enabled, the complex magnitude values (CPM) from the symbol cross correlator are mapped to Frame Buffer address space 0x73, ..., 0x7C.

- CPM\_0: Frame Buffer Address (0x73)
- ...
- CPM\_8: Frame Buffer Address (0x7C)

### 11.11.3.4 Storage of Measurment Results

Using TOM mode, the Frame Buffer address space 0x73, ..., 0x7F is reserved to store captured T/C content and other data. This limits the number of usable PSDU octets for standard operation to 114. Any received frame exceeding this number corrupts data stored in the Frame Buffer address starting from address 0x73.

Notes:

- Basic Operating Mode within TX states: If TOM\_EN is still set, but not required for the actual transaction, it is possible to transmit up to 127 octets by writing PSDU data to the Frame Buffer after initiating the transmission with rising edge of pin 11 (SLP\_TR) or TX\_START command.
- Extended Operating Mode within TX\_ARET states: If TOM\_EN is still set, but not required for the actual transaction, it is possible to transmit up to 127 octets by writing PSDU data to the Frame Buffer after initiating the transmission with rising edge of pin 11 (SLP\_TR) or TX\_START command and MAX\_FRAME\_RETRIES (register 0x2C, XAH\_CTRL\_0) set to zero.
- 3. Reception of an ACK frame causes mapping of TOM measurement results to Frame Buffer address space 0x73, ..., 0x7F.

# 11.11.4 Register Summary

# Register 0x03 (TRX\_CTRL\_0):

The TRX\_CTRL\_0 register controls the CLKM clock rate.

Figure 11-30. Register TRX\_CTRL\_0.

Bit	7	6	5	4	
0x03	TOM_EN	reserved	PMU_EN	PMU_IF_ INVERSE	TRX_CTRL_0
Read/Write	R/W	R	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x03	CLKM_SHA_SEL		CLKM_CTRL		TRX_CTRL_0
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	0	0	1	

### • Bit 7 - TOM\_EN

The register bit TOM\_EN controls the Time-Of-Flight Measurement mode.

Table 11-33. TOM\_EN.

Register Bits	Value	Description
TOM_EN	<u>0</u>	TOM mode is disabled
	1	TOM mode is enabled

# Register 0x0A (RX\_CTRL):

The RX\_CTRL register controls the sensitivity of the Antenna Diversity mode and indicates the receiver synchronization behavior.

Figure 11-31. Register RX\_CTRL.

7	6	5	4	_
PEL_SHIFT_VALUE		reserved		RX_CTRL
R	R	R/W	R/W	
0	0	1	1	
3	2	1	0	_
	PDT_	THRES		RX_CTRL
R/W	R/W	R/W	R/W	
0	1	1	1	
	R 0 3	R R 0 0 2 PDT_	R R R/W 0 0 1 3 2 1 PDT_THRES	R R R/W R/W 0 0 1 1 1 3 2 1 0 PDT_THRES

# • Bit 7:6 - PEL\_SHIFT\_VALUE

The register bits PEL\_SHIFT\_VALUE signals the synchronization shift behavior.

Table 11-34. PEL\_SHIFT\_VALUE.

Register Bits	Value	Description
PEL_SHIFT_VALUE	<u>0</u>	Synchronization behavior is normal
	1	Synchronization behavior is early
	2	Synchronization behavior is late
		All other values are reserved





### Register 0x17 (XAH\_CTRL\_1):

The XAH\_CTRL\_1 register is a multi-purpose controls register for Extended Operating Mode.

Figure 11-32. Register XAH\_CTRL\_1.

3					
Bit	7	6	5	4	
0x17	ARET TX TS EN	reserved	AACK_FLTR_RES_	AACK_UPLD_RES_	XAH CTRL 1
	ANLI_IX_IO_LIN	reserved	FT	FT	AAII_CIRL_I
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x17	reserved	AACK_ACK_TIME	AACK_PROM_ MODE	AACK_SPC_EN	XAH_CTRL_1
Read/Write	R	R/W	R/W	R/W	•
Reset value	0	0	0	0	

### • Bit 0 - AACK\_SPC\_EN

The register bit AACK\_SPC\_EN enables the synchronization point correction (SPC) within RX\_AACK mode. If SPC is enabled, then acknowledgement frame start time will be corrected against PEL\_SHIFT\_VALUE content.

Table 11-35. AACK\_SPC\_EN.

Register Bits	Value	Description
AACK_SPC_EN	<u>0</u>	Synchronization point correction is disabled
	1	Synchronization point correction is enabled

# 11.11.5 Frame Buffer Content Summary

# Register 0x73 (TOM\_CPM\_0) for TOM\_EN=0x01:

The TOM\_CPM\_0 register contains the result of synchronization correlator.

Figure 11-33. Register TOM\_CPM\_0.

PM_0
PM_0

### • Bit 7:0 - CPM\_0

This register contains the CPM\_0 value.

**Table 11-36.** CPM\_0.

Register Bits	Value	Description
CPM_0	<u>0x00</u>	Complex magnitude value; distance from main peak minus 1000ns. Valid values are [0xFF, 0xFE,, 0x00].

176

177

# Register 0x74 (TOM\_CPM\_1) for TOM\_EN=0x01:

The TOM\_CPM\_1 register contains the result of synchronization correlator.

Figure 11-34. Register TOM\_CPM\_1.

Bit	7	6	5	4	
0x74		CP	M_1		TOM_CPM_1
Read/Write	R	R	R	R	<del>_</del>
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x74		CP	M_1		TOM_CPM_1
Read/Write	R	R	R	R	<del>_</del>
Reset value	0	0	0	0	

### • Bit 7:0 - CPM\_1

This register contains the CPM\_1 value.

**Table 11-37.** CPM\_1.

Register Bits	Value	Description
CPM_1	<u>0x00</u>	Complex magnitude value; distance from main peak minus 750ns.  Valid values are [0xFF, 0xFE,, 0x00].

# Register 0x75 (TOM\_CPM\_2) for TOM\_EN=0x01:

The TOM\_CPM\_2 register contains the result of synchronization correlator.

Figure 11-35. Register TOM\_CPM\_2.

Bit	7	6	5	4	<u>_</u>
0x75		CP	M_2		TOM_CPM_2
Read/Write	R	R	R	R	_
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x75		CP	M_2		TOM_CPM_2
Read/Write	R	R	R	R	_
Reset value	0	0	0	0	

# • Bit 7:0 - CPM\_2

This register contains the CPM\_2 value.

**Table 11-38.** CPM\_2.

Register Bits	Value	Description
CPM_2	<u>0x00</u>	Complex magnitude value; distance from main peak minus 500ns.  Valid values are [0xFF, 0xFE,, 0x00].



# Register 0x76 (TOM\_CPM\_3) for TOM\_EN=0x01:

The TOM\_CPM\_3 register contains the result of synchronization correlator.

Figure 11-36. Register TOM\_CPM\_3.

Bit	7	6	5	4	
0x76		CP	M_3		TOM_CPM_3
Read/Write	R	R	R	R	<del></del>
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x76		CP	M_3		TOM_CPM_3
Read/Write	R	R	R	R	<del></del>
Reset value	0	0	0	0	

### • Bit 7:0 - CPM\_3

This register contains the CPM\_3 value.

**Table 11-39.** CPM\_3.

Register Bits	Value	Description
CPM_3	<u>0x00</u>	Complex magnitude value; distance from main peak minus 250ns.  Valid values are [0xFF, 0xFE,, 0x00].

# Register 0x77 (TOM\_CPM\_4) for TOM\_EN=0x01:

The TOM\_CPM\_4 register contains the result of synchronization correlator.

Figure 11-37. Register TOM\_CPM\_4.

7	6	5	4	_
	CP	M_4		TOM_CPM_4
R	R	R	R	<del></del>
0	0	0	0	
3	2	1	0	
	CP	M_4		TOM_CPM_4
R	R	R	R	<del></del>
0	0	0	0	
	0 3	CPI R R 0 0 3 2 CPI	CPM_4  R R R 0 0 0 3 2 1  CPM_4	CPM_4  R R R R 0 0 0 0 0 3 2 1 0  CPM_4

# • Bit 7:0 - CPM\_4

This register contains the CPM\_4 value.

**Table 11-40.** CPM\_4.

Register Bits	Value	Description
CPM_4	<u>0x00</u>	Complex magnitude value; distance from main peak 0ns. Valid values are [0xFF, 0xFE,, 0x00].

# Register 0x78 (TOM\_CPM\_5) for TOM\_EN=0x01:

The TOM\_CPM\_5 register contains the result of synchronization correlator.

Figure 11-38. Register TOM\_CPM\_5.

Bit	7	6	5	4	
0x78		CP	M_5		TOM_CPM_5
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x78		CP	M_5		TOM_CPM_5
Read/Write	R	R	R	R	
Reset value	0	0	0	0	

### • Bit 7:0 - CPM\_5

This register contains the CPM\_5 value.

**Table 11-41.** CPM\_5.

Register Bits	Value	Description
CPM_5	<u>0x00</u>	Complex magnitude value; distance from main peak plus 250ns. Valid values are [0xFF, 0xFE,, 0x00].

# Register 0x79 (TOM\_CPM\_6) for TOM\_EN=0x01:

The TOM\_CPM\_6 register contains the result of synchronization correlator.

Figure 11-39. Register TOM\_CPM\_6.

7	6	5	4	
	CP	M_6		TOM_CPM_6
R	R	R	R	<del></del>
0	0	0	0	
3	2	1	0	
CPM_6			TOM_CPM_6	
R	R	R	R	<del></del>
0	0	0	0	
	0 3 R	CP R R 0 0 3 2 CP R R	CPM_6  R R R 0 0 0 3 2 1  CPM_6  R R R	CPM_6  R R R R 0 0 0 0 0 3 2 1 0  CPM_6  R R R R

# • Bit 7:0 - CPM\_6

This register contains the CPM\_6 value.

**Table 11-42.** CPM\_6.

Register Bits	Value	Description
CPM_6	<u>0x00</u>	Complex magnitude value; distance from main peak plus 500ns. Valid values are [0xFF, 0xFE,, 0x00].



# Register 0x7A (TOM\_CPM\_7) for TOM\_EN=0x01:

The TOM\_CPM\_7 register contains the result of synchronization correlator.

Figure 11-40. Register TOM\_CPM\_7.

Bit	7	6	5	4	<u></u>
0x7A		CP	M_7		TOM_CPM_7
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x7A	CPM_7			TOM_CPM_7	
Read/Write	R	R	R	R	
Reset value	0	0	0	0	

### • Bit 7:0 - CPM\_7

This register contains the CPM\_7 value.

**Table 11-43.** CPM\_7.

Register Bits	Value	Description
CPM_7	<u>0x00</u>	Complex magnitude value; distance from main peak plus 750ns. Valid values are [0xFF, 0xFE,, 0x00].

# Register 0x7B (TOM\_CPM\_8) for TOM\_EN=0x01:

The TOM\_CPM\_8 register contains the result of synchronization correlator.

Figure 11-41. Register TOM\_CPM\_8.

Bit	7	6	5	4	_
0x7B		CP	M_8		TOM_CPM_8
Read/Write	R	R	R	R	<del>_</del>
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x7B		CP	M_8		TOM_CPM_8
Read/Write	R	R	R	R	<del>_</del>
Reset value	0	0	0	0	

# • Bit 7:0 - CPM\_8

This register contains the CPM\_8 value.

**Table 11-44.** CPM\_8.

Register Bits	Value	Description
CPM_8	<u>0x00</u>	Complex magnitude value; distance from main peak plus 1000ns. Valid values are [0xFF, 0xFE,, 0x00].

#### Register 0x7C (TOM\_FEC) for TOM\_EN=0x01:

The TOM\_FEC register contains the result of a frequency offset measurement.

Figure 11-42. Register TOM\_FEC.

Bit	7	6	5	4	
0x7C		FI	EC		TOM_FEC
Read/Write	R	R	R	R	<del>_</del>
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x7C		FI	EC		TOM_FEC
Read/Write	R	R	R	R	<del></del>
Reset value	0	0	0	0	

#### • Bit 7:0 - FEC

This register contains the FEC value. An initial frequency offset estimation is available after PHR field detection. An accumulated frequency offset measurement value over the frame duration is available at frame end.

**Table 11-45.** FEC.

Register Bits	Value	Description
FEC	<u>0x00</u>	Two's complement signed value in range of -90Deg,, 90Deg. Valid values are [0xFF, 0xFE,, 0x00].

#### Register 0x7D (TOM\_TIM\_0) for TOM\_EN=0x01:

This register contains the lower 8-bit of the time-of-flight measurement, bits[7:0].

Figure 11-43. Register TOM\_TIM\_0.

Bit	7	6	5	4	<u></u>
0x7D		TIN	Л_0		TOM_TIM_0
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x7D		TIN	Л_0		TOM_TIM_0
Read/Write	R	R	R	R	
Reset value	0	0	0	0	

## • Bit 7:0 - TIM\_0

Lower 8-bit of time-of-flight measurement, bits[7:0]

**Table 11-46.** TIM\_0.

Register Bits	Value	Description
TIM_0	<u>0x00</u>	Timer/Counter measurement value based on 16MHz. Valid values are [0xFF, 0xFE,, 0x00].





## Register 0x7E (TOM\_TIM\_1) for TOM\_EN=0x01:

This register contains 8-bit of the time-of-flight measurement, bits[15:8].

Figure 11-44. Register TOM\_TIM\_1.

_	•				
Bit	7	6	5	4	-
0x7E		TIN	M_1		TOM_TIM_1
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit	3	2	1	0	_
0x7E		TIN	M_1		TOM_TIM_1
Read/Write	R	R	R	R	
Reset value	0	0	0	0	

#### • Bit 7:0 - TIM\_1

8-bit of time-of-flight measurement, bits[15:8]

**Table 11-47.** TIM\_1.

Register Bits	Value	Description
TIM_1	<u>0x00</u>	Timer/Counter measurement value based on 16MHz. Valid values are [0xFF, 0xFE,, 0x00].

## Register 0x7F (TOM\_TIM\_2) for TOM\_EN=0x01:

This register contains the higher 8-bit of the time-of-flight measurement, bits[23:16].

Figure 11-45. Register TOM TIM 2.

3					
Bit _	7	6	5	4	
0x7F		TIM	1_2		TOM_TIM_2
Read/Write	R	R	R	R	
Reset value	0	0	0	0	
Bit _	3	2	1	0	
0x7F		TIM	1_2		TOM_TIM_2
Read/Write	R	R	R	R	<del></del>
Reset value	0	0	0	0	

#### • Bit 7:0 - TIM\_2

Higher 8-bit of time-of-flight measurement, bits[23:16]

**Table 11-48.** TIM\_2.

Register Bits	Value	Description
TIM_2	<u>0x00</u>	Timer/Counter measurement value based on 16MHz. Valid values are [0xFF, 0xFE,, 0x00].

## 11.12 Phase Difference Measurement

The Phase Difference Measurement Unit (PMU) is characterized by:

• Relative phase measurement of received signal

#### **11.12.1 Overview**

The AT86RF233 performs a phase measurement of a received signal relative to an internal reference. The derived value represents the phase delay of the received signal referenced to an internal reference signal in the receiver low-IF domain, see Section 9.1. The measured value is captured in register bits PMU\_VALUE (register 0x3B, PHY\_PMU\_VALUE) and periodically updated.

#### 11.12.2 Register Summary

#### Register 0x03 (TRX\_CTRL\_0):

The TRX\_CTRL\_0 register controls the CLKM clock rate.

#### Figure 11-46. Register TRX\_CTRL\_0.

Bit	7	6	5	4	_
0x03	TOM_EN	reserved	PMU_EN	PMU_IF_ INVERSE	TRX_CTRL_0
Read/Write	R/W	R	R/W	R/W	-
Reset value	0	0	0	0	
Bit	3	2	1	0	
0x03	CLKM_SHA_SEL		CLKM_CTRL		TRX_CTRL_0
Read/Write	R/W	R/W	R/W	R/W	
Reset value	1	0	0	1	

#### • Bit 5 - PMU\_EN

The register bit PMU\_EN controls the Phase Difference Measurement Unit mode.

#### Table 11-49. PMU\_EN.

Register Bits	Value	Description
PMU_EN	<u>0</u>	PMU mode is disabled
	1	PMU mode is enabled

#### • Bit 4 - PMU\_IF\_INVERSE

The register bit PMU\_IF\_INVERSE controls the PMU Intermediate Frequency path.

#### Table 11-50. PMU IF INVERSE.


Register Bits	Value	Description
PMU_IF_INVERSE	<u>0</u>	Normal IF position
	1	Inverse IF position





# Register 0x3B (PHY\_PMU\_VALUE) for PMU\_EN=0x01:

Figure 11-47. Register PHY\_PMU\_VALUE.



## • Bit 7:0 - PMU\_VALUE

The register bits PMU\_VALUE signals the PMU measurement value.

Table 11-51. PMU\_VALUE.

Register Bits	Value	Description
PMU_VALUE	<u>0x00</u>	Signals 8-bit PMU measurement value. The value is updated every 8µs. Valid values are [0xFF, 0xFE,, 0x00].

# 12 Electrical Characteristics

#### 12.1 Absolute Maximum Ratings

Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
T <sub>STOR</sub>	Storage temperature		-50		150	°C
T <sub>LEAD</sub>	Lead temperature	T = 10s (soldering profile compliant with IPC/JEDEC J STD 020B)			260	°C
V <sub>ESD</sub>	ESD robustness	Human Body Model (HBM) [4],	4			kV
		Charged Device Model (CDM) [5]	750			٧
P <sub>RF</sub>	Input RF level				+10	dBm
$V_{DIG}$	Voltage on all pins (except pins 4, 5, 13, 14, 29)		-0.3		V <sub>DD</sub> +0.3	V
V <sub>ANA</sub>	Voltage on pins 4, 5, 13, 14, 29		-0.3		2.0	٧



#### **Caution!** ESD sensitive device.

Precaution should be used when handling the device in order to prevent permanent damage.

# 12.2 Recommended Operating Range

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
T <sub>OP</sub>	Operating temperature range		-40	+25	+85	°C
$V_{DD}$	Supply voltage	Voltage on pins 15, 28 <sup>(1)</sup>	1.8	3.0	3.6	V
$V_{DD1.8}$	Supply voltage (on pins 13, 14, 29)	External voltage supply <sup>(2)</sup>	1.7	1.8	1.9	<b>V</b>

Notes: 1. Even if an implementation uses the external 1.8V voltage supply V<sub>DD1.8</sub> it is required to connect V<sub>DD</sub>.

2. Register 0x10 (VREG\_CTRL) needs to be programmed to disable internal voltage regulators and supply blocks by an external 1.8V supply, refer to Section 9.4.





# 12.3 Digital Pin Characteristics

Test Conditions:  $T_{OP} = +25$ °C (unless otherwise stated).

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V <sub>IH</sub>	High level input voltage <sup>(1)</sup>		V <sub>DD</sub> -0.4			V
V <sub>IL</sub>	Low level input voltage <sup>(1)</sup>				0.4	V
V <sub>OH</sub>	High level output voltage <sup>(1)</sup>		V <sub>DD</sub> -0.4			V
V <sub>OL</sub>	Low level output voltage <sup>(1)</sup>				0.4	V
C <sub>Load</sub>	Capacitive load <sup>(1)</sup>			50		pF

Note: 1. The capacitive load C<sub>Load</sub> should not be larger than 50pF for all I/Os. Generally, large load capacitances increase the overall current consumption.

# **12.4 Digital Interface Timing Characteristics**

Test Conditions:  $T_{OP} = +25$ °C,  $V_{DD} = 3.0$ V,  $C_{Load} = 50$ pF (unless otherwise stated).

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
f <sub>sync</sub>	SCLK frequency	Synchronous operation			8	MHz
f <sub>async</sub>	SCLK frequency	Asynchronous operation			7.5	MHz
t <sub>1</sub>	/SEL falling edge to MISO active				180	ns
t <sub>2</sub>	SCLK falling edge to MISO out	Data hold time	25			ns
t <sub>3</sub>	MOSI setup time		10			ns
t <sub>4</sub>	MOSI hold time		10			ns
<b>t</b> <sub>5</sub>	LSB last byte to MSB next byte	SPI read/write, standard SRAM and frame access modes	250 <sup>(1)</sup>			ns
<b>t</b> <sub>5a</sub>	LSB last byte to MSB next byte	Fast SRAM read/write access mode	500 <sup>(1)</sup>			ns
t <sub>6</sub>	/SEL rising edge to MISO tri state				10	ns
t <sub>7</sub>	SLP_TR pulse width	TX start trigger	62.5		Note <sup>(2)</sup>	ns
t <sub>8</sub>	SPI idle time: SEL rising to falling edge	SPI read/write, standard SRAM and frame access modes Idle time between consecutive SPI accesses	250 <sup>(1)</sup>			ns
t <sub>8a</sub>	SPI idle time: SEL rising to falling edge	Fast SRAM read/write access mode Idle time between consecutive SPI accesses	500 <sup>(1)</sup>			ns
<b>t</b> 9	Last SCLK rising edge to /SEL rising edge			250		ns
t <sub>10</sub>	Reset pulse width	≥ 10 clock cycles at 16MHz	625			ns
t <sub>11</sub>	SPI access latency after reset	≥ 10 clock cycles at 16MHz	625			ns
t <sub>12</sub>	Frame buffer empty indicator latency	rising edge of last SCLK clock of the Frame Buffer read command byte to rising edge of IRQ		750		ns
t <sub>IRQ</sub>	IRQ_2, IRQ_3, IRQ_4 latency	Relative to the event to be indicated		9		μs
f <sub>CLKM</sub>	Output clock frequency at pin 17 (CLKM)	Configurable in register 0x03		0		MHz

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		CLKM_CTRL = 0				
		CLKM_CTRL = 1		1		MHz
		CLKM_CTRL = 2		2		MHz
		CLKM_CTRL = 3		4		MHz
		CLKM_CTRL = 4		8		MHz
		CLKM_CTRL = 5		16		MHz
		CLKM_CTRL = 6		250		kHz
		CLKM_CTRL = 7		62.5		kHz

Notes: 1. For Fast SRAM read/write accesses on address space 0x82 – 0x94 the time t<sub>5</sub>(Min.) and t<sub>8</sub>(Min.) increases to 500ns.

2. Maximum pulse width less than (TX frame length + 16µs).

# 12.5 General RF Specifications

Test Conditions (unless otherwise stated):

 $V_{DD}$  = 3.0V,  $f_{RF}$  = 2445MHz,  $T_{OP}$  = +25°C, Measurement setup see Figure 5-1.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
f <sub>RF</sub>	Frequency range	As specified in [1], [2]	2405	2445	2480	MHz
		500kHz spacing	2322		2527	MHz
f <sub>CH</sub>	Channel spacing	As specified in [1], [2]		5		MHz
		500kHz spacing		500		kHz
f <sub>HDR</sub>	Header bit rate (SHR, PHR)	As specified in [1], [2]		250		kb/s
f <sub>PSDU</sub>	PSDU bit rate	As specified in [1], [2]		250		kb/s
		OQPSK_DATA_RATE = 1		500		kb/s
		OQPSK_DATA_RATE = 2		1000		kb/s
		OQPSK_DATA_RATE = 3		2000		kb/s
f <sub>CHIP</sub>	Chip rate	As specified in [1], [2]		2000		kchip/s
f <sub>CLK</sub>	Crystal oscillator frequency	Reference oscillator		16		MHz
f <sub>SRD</sub>	Symbol rate deviation	PSDU bit rate				
	Reference frequency accuracy for	250kb/s	-60 <sup>(1)</sup>		+60	ppm
	correct functionality	500kb/s	-40		+40	ppm
		1000kb/s	-40		+40	ppm
		2000kb/s	-30		+30	ppm
f <sub>20dB</sub>	20dB bandwidth			2.8		MHz

Note: 1. A reference frequency accuracy of ±40ppm is required by [1], [2].





## 12.6 Transmitter Characteristics

Test Conditions (unless otherwise stated):

 $V_{DD} = 3.0V$ ,  $f_{RF} = 2445MHz$ ,  $T_{OP} = +25$ °C, Measurement setup see Figure 5-1.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
P <sub>TX_MAX</sub>	TX Output power	Maximum configurable TX output power value Register bit TX_PWR = 0		+4		dBm
P <sub>RANGE</sub>	Output power range	16 steps, configurable in register 0x05 (PHY_TX_PWR)		21		dB
P <sub>ACC</sub>	Output power tolerance			±2		dB
EVM	Error vector magnitude			12		%rms
P <sub>HARM</sub>	Harmonics	2 <sup>nd</sup> harmonic			-40	dBm
		3 <sup>rd</sup> harmonic		-45		dBm
P <sub>SPUR_TX</sub>	Spurious Emissions <sup>(1)</sup>	30 - ≤ 1000MHz		-36		dBm
		>1 – 12.75GHz		-30		dBm
		1.8 – 1.9GHz		-47		dBm
		5.15 – 5.3GHz		-47		dBm

Note: 1. Complies with EN 300 328/440, FCC-CFR-47 part 15, ARIB STD-66, RSS-210.

## 12.7 Receiver Characteristics

Test Conditions (unless otherwise stated):

 $V_{DD}=3.0V,\ f_{RF}=2445MHz,\ T_{OP}=+25^{\circ}C,\ f_{PSDU}=250kb/s,\ Measurement\ setup\ see$  Figure 5-1.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
P <sub>SENS</sub>	Receiver sensitivity	250kb/s <sup>(1)</sup>		-101		dBm
		500kb/s <sup>(1)</sup>		-96		dBm
		1000kb/s <sup>(1)</sup>		-94		dBm
		2000kb/s <sup>(1)</sup>		-88		dBm
		Antenna Diversity 250kb/s <sup>(1)</sup>		-98		dBm
		Smart Receiving 250kb/s <sup>(1)</sup>		-100		dBm
RL <sub>RX</sub>	RX Return loss	100Ω differential impedance		10		dB
NF	Noise figure			6		dB
P <sub>RX_MAX</sub>	Maximum RX input level	250kb/s <sup>(1)</sup>		8		dBm
P <sub>ACRN</sub>	Adjacent channel rejection: -5MHz	P <sub>RF</sub> = -82dBm <sup>(1)</sup>		32		dB
P <sub>ACRP</sub>	Adjacent channel rejection: +5MHz	P <sub>RF</sub> = -82dBm <sup>(1)</sup>		35		dB
PAACRN	Adjacent channel rejection: -10MHz	P <sub>RF</sub> = -82dBm <sup>(1)</sup>		48		dB
PAACRP	Adjacent channel rejection:	P <sub>RF</sub> = -82dBm <sup>(1)</sup>		48		dB

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
	+10MHz					
P <sub>AACR2N</sub>	2 <sup>nd</sup> alternate channel rejection: -15MHz	P <sub>RF</sub> = -82dBm <sup>(1)</sup>		54		dB
P <sub>AACR2P</sub>	2 <sup>nd</sup> alternate channel rejection: +15MHz	P <sub>RF</sub> = -82dBm <sup>(1)</sup>		54		dB
P <sub>SPUR_RX</sub>	Spurious emissions	LO leakage		-70		dBm
		30 - ≤ 1000MHz			-57	dBm
		>1 – 12.75GHz			-47	dBm
f <sub>CAR_OFFS</sub>	TX/RX carrier frequency offset	Sensitivity loss ≤ 2dB	-300 <sup>(2)</sup>		+300	kHz
IIP3	3 <sup>rd</sup> – order intercept point	At maximum gain Offset freq. interf. 1 = 5MHz Offset freq. interf. 2 = 10MHz		-10		dBm
IIP2	2 <sup>nd</sup> – order intercept point	At maximum gain Offset freq. interf. 1 = 60MHz Offset freq. interf. 2 = 62MHz		31		dBm
RSSI <sub>TOL</sub>	RSSI tolerance	Tolerance within gain step			±5	dB
RSSI <sub>RANGE</sub>	RSSI dynamic range			87		dB
RSSI <sub>RES</sub>	RSSI resolution			3		dB
RSSI <sub>BASE_V</sub>	RSSI sensitivity	Defined as RSSI_BASE_VAL		-91		dBm
RSSI <sub>MIN</sub>	Minimum RSSI value	P <sub>RF</sub> ≤ RSSI_BASE_VAL		0		
RSSI <sub>MAX</sub>	Maximum RSSI value	P <sub>RF</sub> ≥ RSSI_BASE_VAL + 84dB		28		

Notes: 1. AWGN channel, PER ≤ 1%, PSDU length 20 octets.

2. Offset equals ±120ppm.

# 12.8 Current Consumption Specifications

Test Conditions (unless otherwise stated):

 $V_{DD}$  = 3.0V,  $f_{RF}$  = 2445MHz,  $T_{OP}$  = +25°C, Measurement setup see Figure 5-1.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
I <sub>BUSY_TX</sub>	Supply current transmit state	P <sub>TX</sub> = +4dBm		13.8		mA
		P <sub>TX</sub> = +0dBm		11.8		mA
		P <sub>TX</sub> = -17dBm		7.2		mA
I <sub>RX_ON</sub>	Supply current RX_ON state	high sensitivity RX_PDT_LEVEL = [0x0]		11.8		mA
		with active RPC mode <sup>(2)</sup> may further reduce current consumptions				
I <sub>RX_ON_L0</sub>	Supply current RX_ON state with active receiver desensitize	receiver desensitize RX_PDT_LEVEL = [0x1,, 0xE, 0xF] <sup>(1)</sup>		11.3		mA
		with active RPC mode <sup>(2)</sup> may further reduce current consumptions; using RX_PDT_LEVEL = [0x8,, 0xE, 0xF] <sup>(1)</sup> reduces current				





Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		consumption further by about 1mA				
I <sub>PLL_ON</sub>	Supply current PLL_ON state			5.2		mA
		with active RPC mode <sup>(2)</sup>		450		μΑ
I <sub>TRX_OFF</sub>	Supply current TRX_OFF state			300		μΑ
I <sub>SLEEP</sub>	Supply current SLEEP state			0.2		μΑ
I <sub>DEEP_SLEEP</sub>	Supply current DEEP_SLEEP state			0.02		μΑ

- Notes: 1. Refer to Section 9.1.
  - 2. Refer to Section 11.10.
  - All power consumption measurements are performed with CLKM disabled.

# 12.9 Crystal Parameter Requirements

Test Conditions:  $T_{OP}$  = +25°C,  $V_{DD}$  = 3.0V (unless otherwise stated).

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$f_0$	Crystal frequency			16		MHz
C <sub>L</sub>	Load capacitance		8		14	pF
C <sub>0</sub>	Crystal shunt capacitance				7	pF
ESR	Equivalent series resistance				100	Ω

# 13 Typical Characteristics

#### 13.1 Active Supply Current

The following charts showing each a typical behavior of the Atmel AT86RF233. These figures are not tested during manufacturing. All power consumption measurements are performed with pin 17 (CLKM) disabled, unless otherwise stated. The measurement setup used for the measurements is shown in Figure 5-1.


The power consumption of the microcontroller, which is required to program the radio transceiver, is not included in the measurement results.

The power consumption in SLEEP and DEEP\_SLEEP state is independent from CLKM master clock rate selection.

The current consumption depends on several factors such as: operating voltage, operating frequency, loading of I/O pins, switching rate of I/O pins, and ambient temperature. The dominating factors are operating voltage and ambient temperature.

If possible the measurement results are not affected by current drawn from I/O pins. Register, SRAM or Frame Buffer read or write accesses are not performed during current consumption measurements.

#### 13.1.1 P\_ON and TRX\_OFF states










Figure 13-2. Current Consumption in TRX\_OFF State.




## 13.1.2 PLL\_ON state

Figure 13-3. Current Consumption in PLL\_ON State.



## 13.1.3 RX\_ON state








Figure 13-5. Current Consumption in RX\_ON State – High Input Level.




Atmel

Figure 13-6. Current Consumption in RX\_ON State – Reduced Sensitivity.



## 13.1.4 TX\_BUSY state

Figure 13-7. Current Consumption in TX\_BUSY State – Minimum Output Power.







Figure 13-8. Current Consumption in TX\_BUSY State – Output Power 0dBm.









## 13.1.5 SLEEP





# 13.1.6 DEEP\_SLEEP

Figure 13-11. Current Consumption in DEEP\_SLEEP.



# 13.2 State Transition Timing






Figure 13-13. Transition Time from SLEEP to TRX\_OFF (IRQ\_4 (AWAKE\_END)).









Figure 13-14. Transition Time from TRX\_OFF to PLL\_ON.



# 14 Register Reference

The Atmel AT86RF233 provides a register space of 64 8-bit registers used to configure, control and monitor the radio transceiver.

Note: All registers not mentioned within the following table are reserved for internal use and must not be overwritten. When writing to a register, any reserved bits shall be overwritten only with their reset value.

Table 14-1. Register Summary.

		ogiotor carri	· · · · · · · · · · · · · · · · · · ·			1				
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x01	TRX_STATUS	CCA_DONE	CCA_STATUS	reserved			TRX_STATUS			44, 64, 102
0x02	TRX_STATE		TRAC_STATUS				TRX_CMD			45,65
0x03	TRX_CTRL_0	TOM_EN	reserved	PMU_EN	PMU_IF_INVERSE	PMU_IF_INVERSE				125, 175, 183
0x04	TRX_CTRL_1	PA_EXT_EN	IRQ_2_EXT_EN	TX_AUTO_CRC_ON	RX_BL_CTRL	SPI_CM	D_MODE	IRQ_MASK_MODE	IRQ_POLARITY	21, 29, 67, 93, 161, 162, 165
0x05	PHY_TX_PWR	reserved	reserved reserved TX_PWR						112	
0x06	PHY_RSSI	RX_CRC_VALID RND_VALUE RSSI					94, 96, 147			
0x07	PHY_ED_LEVEL				ED_L	_EVEL				99
0x08	PHY_CC_CCA	CCA_REQUEST	CCA_	MODE			CHANNEL			103, 130
0x09	CCA_THRES		rese	erved			CCA_E	D_THRES		104
0x0A	RX_CTRL	PEL_SHIF	-T_VALUE	reserved	reserved		PDT_	THRES		157, 175
0x0B	SFD_VALUE				SFD_	VALUE				167
0x0C	TRX_CTRL_2	RX_SAFE_MODE	reserved	OQPSK_SCRAM_EN	rese	erved		OQPSK_DATA_RATE		152, 166
0x0D	ANT_DIV	ANT_SEL		reserved		ANT_DIV_EN	ANT_EXT_SW_EN	ANT_	CTRL	157
0x0E	IRQ_MASK				IRQ	MASK				28
0x0F	IRQ_STATUS	IRQ_7_BAT_LOW	IRQ_6_TRX_UR	IRQ_5_AMI	IRQ_4_CCA_ED_DONE	IRQ_3_TRX_END	IRQ_2_RX_START	IRQ_1_PLL_UNLOCK	IRQ_0_PLL_LOCK	28
0x10	VREG_CTRL	AVREG_EXT	AVDD_OK	rese	erved	DVREG_EXT	DVDD_OK	rese	rved	118
0x11	BATMON	reserved	reserved	BATMON_OK	BATMON_HR	BATMON_VTH			121	
0x12	XOSC_CTRL		XTAL_	MODE			XTAL	_TRIM		126
0x13	CC_CTRL_0				CC_N	UMBER				131
0x14	CC_CTRL_1		res	erved		CC_BAND				
0x15	RX_SYN	RX_PDT_DIS		reserved		RX_PDT_LEVEL				108, 153
0x16	TRX_RPC	RX_RP	C_CTRL	RX_RPC_EN	PDT_RPC_EN	PLL_RPC_EN	XAH_TX_RPC_EN	IPAN_RPC_EN	reserved	171
0x17	XAH_CTRL_1	ARET_TX_TS_EN	reserved	AACK_FLTR_RES_FT	AACK_UPLD_RES_FT	reserved	AACK_ACK_TIME	AACK_PROM_MODE	AACK_SPC_EN	68, 84, 153, 163, 176
0x18	FTN_CTRL	FTN_START	reserved			FI	ΓNV			135
0x19	XAH_CTRL_2		ARET_FRAI	ME_RETRIES			ARET_CSMA_RETRIES	3	reserved	70
0x1A	PLL_CF	PLL_CF_START	reserved	resc	erved	PLL_CF				133
0x1B	PLL_DCU	PLL_DCU_START	reserved			rese	erved			133
0x1C	PART_NUM		1		PART	Γ_NUM				22
0x1D	VERSION_NUM				VERSIO	DN_NUM				22
0x1E	MAN_ID_0				MAN	L_ID_0				23
0x1F	MAN_ID_1				MAN	L_ID_1				23
0x20	SHORT_ADDR_0				SHORT_	_ADDR_0				87
0x21	SHORT_ADDR_1		SHORT_ADDR_1							87
0x22	PAN_ID_0				PAN	I_ID_0				88
0x23	PAN_ID_1				PAN	L_ID_1				88
0x24	IEEE_ADDR_0					ADDR_0				88
0x25	IEEE_ADDR_1				IEEE_/	ADDR_1				89
0x26	IEEE_ADDR_2				IEEE_/	ADDR_2				89
0x27	IEEE_ADDR_3		IEEE_ADDR_3							89





Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x28	IEEE_ADDR_4	IEEE_ADDR_4								90
0x29	IEEE_ADDR_5	IEEE_ADDR_5							90	
0x2A	IEEE_ADDR_6				IEEE_/	ADDR_6				90
0x2B	IEEE_ADDR_7				IEEE_/	ADDR_7				91
0x2C	XAH_CTRL_0		MAX_FRAME_RETRIES MAX_CSMA_RETRIES SLOTTED_OPERATION						71	
0x2D	CSMA_SEED_0	CSMA_SEED_0						72		
0x2E	CSMA_SEED_1	AACK_FVN_MODE AACK_SET_PD AACK_DIS_ACK AACK_LAM_COORD CSMA_SEED_1					73, 86			
0x2F	CSMA_BE		MAX	K_BE			MIN	_BE		75
0x36	TST_CTRL_DIGI	reserved	reserved	reserved	reserved		TST_CT	RL_DIG		208
0x3C	TST_AGC	rese	rved	AGC_HOLD_SEL	AGC_RST	AGC_OFF	AGC_HOLD		GC	109
0x3D	TST_SDM	MOD_SEL	MOD	TX_RX	TX_RX_SEL		rese	rved		134
				Re	gister Page - TO	M_EN=0x01				
0x3B	PHY_TX_TIME	reserved IRC_TX_TIME						113		
	Register Page - PMU_EN=0x01									
0x3B	PHY_PMU_VALU E				PMU_	VALUE				184

The reset values of the Atmel AT86RF233 registers in state P\_ON<sup>(1, 2, 3)</sup> are shown in Table 14-2.

Note: All reset values in Table 14-2 are only valid after a power on reset. After a reset procedure (/RST = L) as described in Section 7.1.4.6, the reset values of selected registers (for example registers 0x01, 0x10, 0x11, 0x30) can differ from that in Table 14-2.

Table 14-2. Register Summary - Reset Values

rable 14-2. Register Sumir				
Address	Reset Value			
0x00	0x00			
0x01	0x00			
0x02	0x00			
0x03	0x09			
0x04	0x22			
0x05	0x00			
0x06	0x60			
0x07	0xFF			
0x08	0x2B			
0x09	0xC7			
0x0A	0x37			
0x0B	0xA7			
0x0C	0x20			
0x0D	0x00			
0x0E	0x00			
0x0F	0x00			

Address	Reset Value
0x10	0x00
0x11	0x02
0x12	0xF0
0x13	0x00
0x14	0x00
0x15	0x00
0x16	0xC1
0x17	0x00
0x18	0x58
0x19	0x00
0x1A	0x57
0x1B	0x20
0x1C	0x0B
0x1D	0x01
0x1E	0x1F
0x1F	0x00

Address	Reset Value
0x20	0xFF
0x21	0xFF
0x22	0xFF
0x23	0xFF
0x24	0x00
0x25	0x00
0x26	0x00
0x27	0x00
0x28	0x00
0x29	0x00
0x2A	0x00
0x2B	0x00
0x2C	0x38
0x2D	0xEA
0x2E	0x42
0x2F	0x53

Address	Reset Value
0x30	0x00
0x31	0x00
0x32	0x00
0x33	0x00
0x34	0x00
0x35	0x00
0x36	0x00
0x37	0x00
0x38	0x00
0x39	0x40
0x3A	0x00
0x3B	0x00
0x3C	0x00
0x3D	0x00
0x3E	0x00
0x3F	0x00

- Notes: 1. While the reset value of register 0x10 is 0x00, any practical access to the register is only possible when DVREG is active. So this register is always read out as 0x04. For details, refer to Section 9.4.
  - 2. While the reset value of register 0x11 is 0x02, any practical access to the register is only possible when BATMON is activated. So this register is always read out as 0x22 in P\_ON state. For details, refer to Section 9.5.
  - 3. While the reset value of register 0x30 is 0x00, any practical access to the register is only possible when the radio transceiver is accessible. So the register is usually read out as:
    - a) 0x11 after a reset in P\_ON state
    - b) 0x07 after a reset in any other state



#### 15 Abbreviations

**AACK** Automatic Acknowledgement Acknowledgement **ACK** Analog-to-Digital Converter **ADC** Antenna Diversity AD Advanced Encryption Standard **AES Automatic Gain Control** AGC **ARET Automatic Retransmission AVREG** Analog Voltage Regulator Additive White Gaussian Noise **AWGN Battery Monitor BATMON BBP Base-Band Processor BPF Band-Pass Filter** Cipher Block Chaining **CBC** Clear Channel Assessment **CCA** CC **Current Channel** CF Center Frequency Cyclic Redundancy Check **CRC** CS Carrier Sense Carrier Sense Multiple Access - Collision Avoidance CSMA-CA Continuous Wave CW **DVREG** Digital Voltage Regulator **ECB** Electronic Code Book ED **Energy Detect** Electrostatic discharge **ESD EVM** Error Vector Magnitude **Channel Center Frequency**  $F_c$ Frame Control Field **FCF** Frame Check Sequence FCS **FIFO** First In, First Out FTN Filter Tuning Network General Purpose Input/Output **GPIO** Integrated Circuit IC **IEEE** Institute of Electrical and Electronic Engineers Intermediate Frequency IF Interrupt Request **IRQ** ISM Industrial Scientific Medical Low Dropout LDO Low-Noise Amplifier LNA LO **Local Oscillator LPF** Low-Pass Filter LQI Link Quality Indication Least Significant Bit LSB Medium Access Control MAC **MFR** MAC Footer **MAC** Header MHR Message Integrity Code MIC **MISO** Master Input, Slave Output Master Output, Slave Input MOSI Most Significant Bit MSB MAC Service Data Unit **MSDU MPDU** MAC Protocol Data Unit MSK Minimum Shift Keying

NOP No Operation

Offset Quadrature Phase Shift Keying O-QPSK

РΑ Power Amplifier

Personal Area Network PAN **PCB** Printed Circuit Board Packet Error Rate **PER PHY Header** PHR PHY **Physical Layer** Phase-Looked Loop PLL PHY Protocol Data Unit **PPDU** PPF

Poly-Phase Filter

**PRBS** Pseudo Random Binary Sequence

Power Spectrum Density **PSD** PHY Service Data Unit **PSDU** QFN Quad Flat No-Lead Package

RF Radio Frequency

Received Signal Strength Indicator **RSSI** 

RXReceiver

Start-Of-Frame Delimiter SFD Synchronization Header SHR SPI Serial Peripheral Interface **SRAM** Static Random Access Memory

**SRD Short Range Device** Single Side Band Filter **SSBF** 

Transceiver TRX TX Transmitter

VCO Voltage Controlled Oscillator Wireless Personal Area Network **WPAN** 

XOSC Crystal Oscillator

**XTAL** Crystal





# **16 Ordering Information**

Ordering Code	Packaging	Package	Voltage Range	Temperature Range
AT86RF233-ZU	Tray	QN	1.8V - 3.6V	Industrial (-40°C to +85°C) Lead-free/Halogen-free
AT86RF233-ZUR	Tape & Reel	QN	1.8V - 3.6V	Industrial (-40°C to +85°C) Lead-free/Halogen-free

Package Type	Description
QN	32QN2, 32-lead 5.0x5.0mm Body, 0.50mm Pitch, Quad Flat No-lead Package (QFN) Sawn

Note: T&R quantity 5,000.

Please contact your local Atmel sales office for more detailed ordering information and minimum quantities.


# 17 Soldering Information


Recommended soldering profile is specified in IPC/JEDEC J-STD-.020C.

# **18 Package Thermal Properties**

Thermal Resistance				
Velocity [m/s]	Theta ja [K/W]			
0	40.9			
1	35.7			
2.5	32.0			


# 19 Package Drawing - 32QN2





# **Top View**





# COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN.	ном.	MAX.	NOTE
D		5.00 BSC	;	
E		5.00 BSC	;	
D2	3.20	3.30	3.40	
E2	3.20	3.30	3.40	
А	0.80	0.90	1.00	
A1	0.0	0.02	0.05	
A2	0.0	0.65	1.00	
A3				
L	0.30 0.40		0.50	
е				
b	0.18	0.23	0.30	2

# Bottom View

- 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VHHD-6, for proper dimensions, tolerances, datums, etc.
- 2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area.

11/26/07



Package Drawing Contact: packagedrawings@atmel.com

TITLE
32QN2, 32-lead 5.0 x 5.0 mm Body, 0.50 mm Pitch,
Quad Flat No Lead Package (QFN) Sawn

GPC DRAWING NO.

ZJZ 32QN2

NO. REV. 2 A





# **Appendix A - Continuous Transmission Test Mode**

#### A.1 - Overview

The Atmel AT86RF233 offers a Continuous Transmission Test Mode to support final application / production tests as well as certification tests. Using this test mode the radio transceiver transmits continuously a previously transferred frame (PRBS mode) or a continuous wave signal (CW mode).

In CW mode two different signal frequencies per channel can be transmitted:

- $f_1[MHz] = Fc[MHz] + 0.5MHz$
- $f_2[MHz] = Fc[MHz] 0.5MHz$

Here Fc is the channel center frequency, refer to Section 9.7.2.

Note:

1. In CW mode it is not possible to transmit a RF signal directly on the channel center frequency.

PSDU data in the Frame Buffer must contain at least a valid PHR (see Section 8.1). It is recommended to use a frame of maximum length (127 bytes) and arbitrary PSDU data for the PRBS mode. The SHR and the PHR are not transmitted. The transmission starts with the PSDU data and is repeated continuously.

#### A.2 - Configuration

Before enabling Continuous Transmission Test Mode all register configurations shall be done as follow:

- TX channel setting (optional)
- TX output power setting (optional)
- Mode selection (PRBS / CW)

A register access to register 0x36 and 0x1C enables the Continuous Transmission Test Mode.

The transmission is started by enabling the PLL (TRX\_CMD = PLL\_ON) and writing the TX\_START command to register 0x02.

Even for CW signal transmission it is required to write valid PSDU data to the Frame Buffer. For PRBS mode it is recommended to write a frame of maximum length.

The detailed programming sequence is shown in Table A-0-1. The column R/W informs about writing (W) or reading (R) a register or the Frame Buffer.

**Table A-0-1**. Continuous Transmission Programming Sequence.

Step	Action	Register	R/W	Value	Description
1	RESET				Reset AT86RF233
2	Register Access	0x0E	W	0x01	Set IRQ mask register, enable IRQ_0 (PLL_LOCK)
3	Register Access	0x04	W	0x00	Disable TX_AUTO_CRC_ON
4	Register Access	0x02	W	0x03	Set radio transceiver state TRX_OFF
5	Register Access	0x03	W	0x01	Set clock at pin 17 (CLKM)
6	Register Access	0x08	W	0x33	Set IEEE 802.15.4 CHANNEL, for example channel 19

207

Step	Action	Register	R/W	Value	Description
7	Register Access	0x05	W	0x00	Set TX output power, for example to P <sub>TX_MAX</sub>
8	Register Access	0x01	R	0x08	Verify TRX_OFF state
9	Register Access	0x36	W	0x0F	Enable Continuous Transmission Test Mode – step # 1
10 <sup>(1)</sup>	Register Access	0x0C	W	0x03	Enable raw data mode
11 <sup>(1)</sup>	Register Access	0x0A	W	0x37	Enable raw data mode
12 <sup>(2)</sup>	Frame Buffer Write Access		W		Write PSDU data (even for CW mode), refer to Table A-0-2
13	Register Access	0x1C	W	0x54	Enable Continuous Transmission Test Mode – step # 2
14	Register Access	0x1C	W	0x46	Enable Continuous Transmission Test Mode – step # 3
15	Register Access	0x02	W	0x09	Enable PLL_ON state
16	Interrupt event	0x0F	R	0x01	Wait for IRQ_0 (PLL_LOCK)
17	Register Access	0x02	W	0x02	Initiate Transmission, enter BUSY_TX state
18	Measurement				Perform measurement
19	Register Access	0x1C	W	0x00	Disable Continuous Transmission Test Mode
20	RESET				Reset AT86RF233

Notes:

- 1. Only required for CW mode, do not configure for PRBS mode.
- 2. Frame Buffer content varies for different modulation schemes.

The content of the Frame Buffer has to be defined for Continuous Transmission PRBS mode or CW mode. To measure the power spectral density (PSD) mask of the transmitter it is recommended to use a random sequence of maximum length for the PSDU data.

To measure CW signals it is necessary to write either 0x00 or 0xFF to the Frame Buffer, for details refer to Table A-0-2.

**Table A-0-2**. Frame Buffer Content for various Continuous Transmission Modulation Schemes.

Step	Action	Frame Content	Comment
12	Frame Buffer	Random Sequence	Modulated RF signal
	Access	0x00 (each byte of PSDU)	Fc – 0.5MHz, CW signal
		0xFF (each byte of PSDU)	Fc + 0.5MHz, CW signal

Note:

1. It is recommended to use a frame of maximum length (127 bytes).



# A.3 - Register Description

# Register 0x36 (TST\_CTRL\_DIGI):

The TST\_CTRL\_DIG register enables the continuous transmission test mode.

Figure 0-1. Register TST\_CTRL\_DIGI.

Bit	7	6	5	4	_
0x36	reserved			TST_CTRL_DIGI	
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	
Bit	3	2	1	0	<u></u>
0x36	TST_CTRL_DIG			TST_CTRL_DIGI	
Read/Write	R/W	R/W	R/W	R/W	
Reset value	0	0	0	0	

## • Bit 3:0 - TST\_CTRL\_DIG

The register bits TST\_CTRL\_DIG with value 0xF enables continuous transmission.

**Table 0-3.** TST\_CTRL\_DIG.

Register Bits	Value	Description
TST_CTRL_DIG	<u>0x0</u>	No mode is active
	0xF	Continuous Transmission enabled
		All other values are reserved

# Appendix B - Errata

## AT86RF233 Rev. A

#### Potential long PLL settling duration

In very rare cases a PLL\_LOCK interrupt is not generated within the specified maximum  $t_{\text{PLL\_INIT}}$  = 250 $\mu$ s PLL lock duration.

#### **Problem Fix/Workaround**

In such a case perform the following action:

- read the register bits PLL\_CF (register 0x1A, PLL\_CF)
- invert the LSB bit
- write the value back to the PLL\_CF register; keep upper four bits as read before
- wait a additional typical  $t_{\text{PLL\_INIT}} = 80 \mu \text{s}$  duration or until interrupt is generated





## References

- [1] IEEE Standard 802.15.4<sup>™</sup>-2003: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (WPANs).
- [2] IEEE Standard 802.15.4<sup>™</sup>-2006: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (WPANs).
- [3] IEEE Standard 802.15.4<sup>™</sup>-2011: Low-Rate Wireless Personal Area Networks (WPANs).
- [4] ANSI/ESD STM5.1 2007, Electrostatic Discharge Sensitivity Testing Human Body Model (HBM); JESD22-A114E 2006; CEI/IEC 60749-26 2006; AEC-Q100-002-Ref-D.
- [5] ESD-STM5.3.1-1999: ESD Association Standard Test Method for electrostatic discharge sensitivity testing Charged Device Model (CDM).
- [6] NIST FIPS PUB 197: Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, US Department of Commerce/NIST, November 26, 2001.
- [7] AT86RF233 Software Programming Model.

# **Data Sheet Revision History**

Please note that revisions in this section are referring to the document revisions.

#### Rev. 8351D-MCU Wireless-08/13

Remove content PRELIMINARY

#### Rev. 8351C-MCU Wireless-02/13

- 1. Editorial updates
- 2. Update BoM Table 5-1 for Balun / Filter
- 3. Move Section 7.2.3.4 Frame Filtering to Section 8.2
- 4. Added Time-Of-Flight Module (TOM) Section 11.11
- 5. Added Phase Difference Measurement Section 11.12

## Rev. 8351B-MCU Wireless-06/12

- 1. Editorial updates
- 2. Update RX\_LISTEN description on front page
- 3. Update note 4 on page 159
- 4. Update Section 12.8 on page 168

#### Rev. 8351A-MCU Wireless-02/12

1. Initial release





# **Table of Contents**

1 Pin-out Diagram	
1.1 Pin Descriptions	3
1.2 Analog and RF Pins	4
1.2.3 Crystal Oscillator Pins	
Digital Pins      1.3.1 Driver Strength Settings      1.3.2 Pull-up and Pull-down Configuration	6
2 Disclaimer	7
3 Overview	7
4 General Circuit Description	8
5 Application Schematic	
5.1 Basic Application Schematic	10
5.2 Extended Feature Set Application Schematic	12
6 Microcontroller Interface	
6.1 Overview	14
6.2 SPI Timing Description	15
6.3 SPI Protocol	16
6.3.1 Register Access Mode	17
6.4 Radio Transceiver Status information	
6.5 Radio Transceiver Identification	
6.6 Sleep/Wake-up and Transmit Signal (SLP_TR)	24
6.7 Interrupt Logic	
6.7.1 Overview	
6.7.3 Register Description	
7 Operating Modes	31
7.1 Basic Operating Mode	
7.1.1 State Control	
7.1.2 Basic Operating Mode Description	
7.1.4 Basic Operating Mode Timing	
7.1.5 Register Description	44
7.2 Extended Operating Mode	
7.2.1 State Control	
7.2.2 Configuration	49

# AT86RF233

7.2.3 RX_AACK_ON – Receive with Automatic ACK	d CSMA-CA Retry
7.2.5 Interrupt Handling	63
8 Functional Description	
8.1 Introduction – IEEE 802.15.4-2006 Frame Format	
8.1.1 PHY Protocol Data Unit (PPDU)	
8.2 Frame Filter	
8.2.1 Configuration	
8.2.3 Register Description	
8.2.4 Register Description – Address Registers	87
8.3 Frame Check Sequence (FCS)	
8.3.1 Overview	
8.3.3 Automatic FCS Generation	
8.3.4 Automatic FCS Check	
8.3.5 Register Description	
8.4 Received Signal Strength Indicator (RSSI)	
8.4.2 Reading RSSI	
8.4.3 Data Interpretation	
8.4.4 Register Description	
8.5 Energy Detection (ED)	
8.5.2 Measurement Description	
8.5.3 Data Interpretation	
8.5.4 Interrupt Handling	
8.6 Clear Channel Assessment (CCA)	
8.6.1 Overview	
8.6.2 Configuration and Request	
8.6.3 Data Interpretation	
8.6.5 Measurement Time	
8.6.6 Register Description	102
8.7 Link Quality Indication (LQI)	
8.7.1 Overview	
8.7.3 Data Interpretation	
9 Module Description	107
9.1 Receiver (RX)	107
9.1.1 Overview	107
9.1.2 Frame Receive Procedure9.1.3 Configuration	
9.1.4 Register Description	





9.2 Transmitter (TX)	111 111 111 112
9.3 Frame Buffer 9.3.1 Data Management 9.3.2 User accessible Frame Content 9.3.3 Interrupt Handling	114 115
9.4 Voltage Regulators (AVREG, DVREG)  9.4.1 Overview  9.4.2 Configuration  9.4.3 Data Interpretation  9.4.4 Register Description	117 118 118
9.5 Battery Monitor (BATMON) 9.5.1 Overview 9.5.2 Configuration 9.5.3 Data Interpretation. 9.5.4 Interrupt Handling. 9.5.5 Register Description	
9.6 Crystal Oscillator (XOSC)	
9.7 Frequency Synthesizer (PLL) 9.7.1 Overview 9.7.2 RF Channel Selection. 9.7.3 PLL Settling Time and Frequency Agility. 9.7.4 Calibration Loops. 9.7.5 Interrupt Handling. 9.7.6 Register Description.	
9.8 Automatic Filter Tuning (FTN) 9.8.1 Overview 9.8.2 Register Description	135
10 Radio Transceiver Usage	137
10.1 Frame Receive Procedure	
10.2 Frame Transmit Procedure	
11 AT86RF233 Extended Feature Set	139
11.1 Security Module (AES)  11.1.1 Overview  11.1.2 Security Module Preparation  11.1.3 Security Key Setup  11.1.4 Security Operation Modes  11.1.5 Data Transfer – Fast SRAM Access  11.1.6 Start of Security Operation and Status	
11.1.7 SRAM Register Summary	

# AT86RF233

11.1.8 Register Description	144
11.2 Random Number Generator	147
11.2.1 Overview	
11.2.2 Register Description	147
11.3 High Data Rate Modes	148
11.3.1 Overview	
11.3.2 High Data Rate Packet Structure	
11.3.3 High Data Rate Frame Buffer Access	150
11.3.4 High Data Rate Energy Detection	150
11.3.5 High Data Rate Mode Options	150
11.3.6 Register Description	152
11.4 Antenna Diversity	155
11.4.1 Overview	
11.4.2 Antenna Diversity Application Example	155
11.4.3 Antenna Diversity Sensitivity Control	156
11.4.4 Register Description	157
11.5 RX/TX Indicator	160
11.5.1 Overview	
11.5.2 External RF-Front End Control	•
11.5.3 Register Description	
11.6 RX and TX Frame Time Stamping (TX_ARET)	
11.6.1 Overview	
11.6.2 Register Description	
· · · · · · · · · · · · · · · · · · ·	
11.7 Frame Buffer Empty Indicator	
11.7.1 Overview	
11.8 Dynamic Frame Buffer Protection	
11.8.1 Overview	
11.8.2 Register Description	166
11.9 Alternate Start-Of-Frame Delimiter	
11.9.1 Overview	
11.9.2 Register Description	167
11.10 Reduced Power Consumption Mode (RPC)	168
11.10.1 Overview	
11.10.2 RPC Methods and Elements	168
11.10.3 Register Summary	171
11.11 Time-Of-Flight Module (TOM)	173
11.11.1 Overview	
11.11.2 Interrupt Handling	
11.11.3 TOM Measurements	
11.11.4 Register Summary	175
11.11.5 Frame Buffer Content Summary	176
11.12 Phase Difference Measurement	183
11.12.1 Overview	
11.12.2 Register Summary	
12 Electrical Characteristics	
12.1 Absolute Maximum Ratings	185





12.2 Recommended Operating Range	185
12.3 Digital Pin Characteristics	186
12.4 Digital Interface Timing Characteristics	186
12.5 General RF Specifications	187
12.6 Transmitter Characteristics	188
12.7 Receiver Characteristics	188
12.8 Current Consumption Specifications	189
12.9 Crystal Parameter Requirements	190
13 Typical Characteristics	191
13.1 Active Supply Current	
14 Register Reference	
15 Abbreviations	
16 Ordering Information	
17 Soldering Information	
18 Package Thermal Properties	
19 Package Drawing – 32QN2	
Appendix A - Continuous Transmission Test Mode	
A.1 - Overview	
A.2 - Configuration	
A.3 – Register Description	
Appendix B - Errata	
AT86RF233 Rev. A	
References	
Data Sheet Revision History	
Rev. 8351D–MCU Wireless–08/13	
Rev. 8351C–MCU Wireless–02/13	
Rev. 8351B–MCU Wireless–06/12	
Rev. 8351A–MCU Wireless–02/12	
Table of Contents	212



#### **Atmel Corporation**

1600 Technology Drive San Jose, CA 95110

Tel: (+1)(408) 441-0311

Fax: (+1)(408) 487-2600

www.atmel.com

**Atmel Asia Limited** 

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road

Kwun Tong, Kowloon

HONG KONG

**Tel:** (+852) 2245-6100

Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4

D-85748 Garching b. Munich

GERMANY

**Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Building 1-6-4 Osaki, Shinagawa-ku

Tokyo 141-0032

JAPAN

**Tel:** (+81)(3) 6417-0300 **Fax:** (+81)(3) 6417-0370

© 2013 Atmel Corporation. All rights reserved. / Rev.: 8351-MCU Wireless-08/2013

Atmel<sup>®</sup>, Atmel logo and combinations thereof, AVR<sup>®</sup>, Enabling Unlimited Possibilities<sup>®</sup>, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.