


TOP M_CLK_DDR0 C1216 +1.8V 10PF/50V U1201A M CLK DDR#0 M_A_DQ[63..0] 8,13 8,13,15 M_A_A[17:0] 102 101 DQ0 DQ1 C1212 2.2UF/6.3V 101 100 99 98 97 94 92 U1201B M CLK DDR1 C1219 C1208 C1211 C1203 DQ2 DQ3 DQ4 CE1201 2.2UF/6.3V 2.2UF/6.3V 2.2UF/6.3V 2.2UF/6.3V VSS16 18 VSS17 24 C1217 10PF/50V 1112 VDD1 1111 VDD2 117 VDD3 96 VDD4 95 VDD5 118 VDD6 81 VDD7 82 VDB8 87 VDD9 103 VDD9 104 VDD11 VDD12 470UF/2.5V ≟ ** M A DQ62 18 41 19 53 19 42 10 42 11 55 12 59 13 65 4 60 4 66 5 127 7 128 145 165 171 172 177 187 190 97 94 45 92 93 93 91 105 90 A10/AP VSS18 VSS19 VSS20 @ M_CLK_DDR#1 M_A_DQ60 M_A_DQ63 C1206 0.1UF/10\ C1223 C1222 -0.1UF/10V 0.1UF/10V VSS21 VSS22 VSS23 C1224 C1221 __0.1UF/10V C1204 __0.1UF/10V C1202 0.1UF/10V C1205 90 89 116 VSS24 VSS25 VSS25 VSS26 VSS27 VSS28 VSS29 A11 A12 A13 A14 A15 A16_BA2 +3VS 86 × 84 85 199 VDDSPD 107 106 110 115 30 32 164 C1207 C1201 =2.2UF/6.3V 0.1UF/10V *** 83 NC1 NC2 NC3 NC4 NCTEST VSS30 | VSS31 | VSS32 | VSS33 | VSS34 | VSS34 | VSS35 | VSS36 | VSS37 | VSS36 | VSS39 | VSS41 | VSS42 | VSS42 | VSS45 | VSS46 | VSS47 | VSS45 | VSS46 | VSS47 | VSS45 | VSS56 BA0 BA1 S0# S1# CK0 CK0# CK1 CKE0 CKE1 CAS# RAS# WE# SA0 SA1 SCL SDA 8,15 M_CS#0 8,15 M_CS#1 14 M_CLK_DDR0 14 M_CLK_DDH0 14 M_CLK_DDR1 14 M_CLK_DDR1 14 M_CLK_DDR1 14 M_CLK_DDR1 8,15 M_CKE 8,15 M_CKE 8,13,15 M_A_CAS# 8,13,15 M_A_RAS# 8,13,15 M_A_WE# VREF 9 21 33 155 34 132 144 156 168 166 79 80 113 201 M_VREF_MCH GND0 202 GND1 × 203 × 204 NP_NC1 NP_NC2 113 108 109 198 200 197 195 64 74 76 123 125 137 124 126 134 136 141 143 151 153 140 142 152 152 154 157 159 173 173 175 178 M_A_DQ36 47 133 183 VSS1 133 VSS1 183 VSS2 183 VSS3 77 VSS4 12 VSS5 184 VSS7 78 VSS6 184 VSS7 78 VSS9 71 VSS9 72 VSS10 121 VSS11 122 VSS12 196 VSS13 4,13,14,19,21,29 SMB_CLK_S 4,13,14,19,21,29 SMB_DAT_S C1320 C1321 15 27 39 0.1UF/16V 0.1UF/16V M ODTO ODT0 M_ODT1 119 ODT1 149 161 28 8,13 M_A_DM[7:0] < DM0 DM1 DM2 DM3 DM4 DM5 26 52 67 130 147 170 185 40 138 150 162 GND VSS12 VSS13 195 193 VSS14 VSS15 VSS15 Layout Note: Place these Caps near SO DIMM 1 DM6 DM7 8,13 M_A_DQS[7:0] < DDR2_DIMM_200P DQS0 DQS1 DQS2 31 51 70 131 148 169 188 11 29 49 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS#0 160 174 176 179 181 189 12G02512200Y F70SL 8,13 M_A_DQS#[7:0] < DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 68 129 146 167 186 191 180 182 192 194 M_A_DQ4 DQS#7 DDR2_DIMM_200P 12G02512200Y F70SL Title: DDR2 \$0-DIMM1 Engineer: Miller / Daniel ASUSTeK Computer INC Size Project Name F70SL A3 1.0



M. CLK DDR2

C1303
10PF/50V

M. CLK DDR#2


M. CLK DDR#2


T. C1309
10PF/50V


M. CLK DDR#3


12G025C22000 F70SL


ASUSTEK Computer INC Engineer: Miller / Daniel
Size Project Name Rev
A3 F70SL Sheet 13 of 94





































Put under 968 solder side



































ASUSTEK COMPUTER INC
Size Project Name
Custom F7OSL
Date: Monday, November 03, 2008 Sheet 34 of 94


5












Delete R5C833 DL0626 ASUSTAK COMPUTER INC. NB1 Engineer: Miller / Daniel Size Project Name
Custom F70SL


Delete R5C833

DL0626



















































Delete SPIF215A


DL0626







































































2008/08/15




2008/08/15


Title rower_I/O_1.2VS & 1.		S & 1.05		
<orgnar< th=""><th>ne></th><th>Engineer:</th><th>Eric_Ho</th><th></th></orgnar<>	ne>	Engineer:	Eric_Ho	
Size	Project Name			Re
C	F70SL			1.0
Date: M	onday, November 03, 2008	Sheet	82 of	94



















ASUSTEC COMPUTER INC. NB Engineer: Eric_Ho
Size Project Name
F7OSL Project Monday, November 03, 2008 Sheet 88 of 94











CHANGE LIST

07/21 SR	N/A

Custom F70SL

Date: Monday, November 03, 2008 Sheet 93 of 94

