



Stock 1D RVV vs T1 2D RVV: data residency & H/V mode flip

On a 1D vector machine each image row must be fetched into a register and stored back; switching orientation forces strided memory access. T1 keeps the whole plane in the VRF and toggles horizontal↔vertical with one Configuration and Status Register(CSR) bit.

Task A · Process all N rows of an image (e.g. load/store a grid of matrix / pixels)



Task B · Alternating Horizontal & Vertical operations (with serial data dependency)

