Homework 4: A Single Cycle CPU by Verilog

2016/11/02


Data Path Add RegOst Instruction [31-26] Control ALUOP ALUSTO RegWrite Instruction [25-21] Read Read 32-bit - PC -register 1 Read address Instruction [20-16] data 1 Read Zaro register 2 Instruction ALU ALU [31-0] Read Write result data 2 Instruction Instruction [15-11] register memory Write Registers data 3-bit Instruction [15-0] 16 32 Sign ALU extend control 2-bit Instruction [5-0]

Requirement #1

- Required Instruction Set
 - and
 - or
 - add
 - sub
 - mul
 - addi


Requirement #2

- Translate the assembly code to machine code (next page)
- Register file: 32 registers
- Instruction Memory 1KBytes
- Machine code:




Instruction Translation

```
add $t0,$0,$0
addi $t1,$0,10
addi $t2,$0,13
mul $t3,$t1,$t1
addi $t1,$t1,1
sub $t2,$t2,$t1
and $t3,$t1,$t2
or $t4,$t2,$t3
```



```
000000_00000_00000_01000_00000_100000 //add $t0,$0,$0
001000_00000_01001_000000000001010 //addi $t1,$0,10
001000_00000_01010_0000000000001101 //addi $t2,$0,13
000000_01001_01001_01011_00000_011000 //mul $t3,$t1,$t1
001000_01001_01001_00000000000000 //addi $t1,$t1,1
000000_01010_01001_01010_00000_100010 //sub $t2,$t2,$t1
000000_01001_01010_01011_00000_100100 //and $t3,$t1,$t2
000000_01010_01011_01100_00000_100101 //or $t4,$t2,$t3
```



testbench.v

```
□CPU CPU(
    .clk_i (Clk),
     .rst i (Reset),
     .start_i(Start)
initial begin
     counter = 0;
    // initialize instruction memory
    for(i=0; i<128; i=i+1) begin
     CPU.Instruction_Memory.memory[i] = 32'b0;
     end
     // initialize Register File
     for(i=0; i<32; i=i+1) begin
     CPU.Registers.register[i] = 32'b0;
     end
     // Load instructions into instruction memory
     $readmemb("instruction.txt", CPU.Instruction_Memory.memory);
     // Open output file
     outfile = $fopen("output.txt") | 1;
     Clk = 0;
     Reset = 0;
     Start = 0;
     #('CYCLE TIME/4)
     Reset = 1;
     Start = 1;
```

CPU.v

```
module CPU
     clk_i,
    rst_i,
     start i
 // Ports
 input
                    clk_i;
                    rst_i;
 input
 input
                    start_i;
 Control Control(
     .Op_i (),
     .RegDst_o (),
     .ALUOp_o (),
     .ALUSrc_o (),
     .RegWrite_o ()
 );
L . /
□/*
 Adder Add_PC(
    .data1_in (),
     .data2_in (),
     .data_o ()
 );
PC PC(
     .clk_i
                 (),
     .rst_i
                 (),
     .start i
                 0,
     .pc i
                 0,
      .pc o
                 0
```

CPU.v

RegDst

Control

Read

Read

Write

16

register

register 1

register 2

Instruction [31-26]

Instruction [25-21]

Instruction [20-16]

Instruction [15-0]

Instruction [15-11]

32-bit - PC

Read

address

Instruction

Instruction

memory


[31-0]

```
// Ports
                                 clk_i;
            input
            input
                                 rst_i;
            input
                                  start i;
                     [31:0] inst addr, inst;
            wire
          Control Control(
                .0p_i
                          (inst[31:26]),
                .RegDst_o (MUX_RegDst.select_i),
                .ALUOp_o (ALU_Control.ALUOp_i),
                .ALUSrc_o (/*???*/),
                .RegWrite o (/*???*/)
          Adder Add PC(
                 .datal in
                             (inst_addr),
                 .data2 in
                              (32'd4),
                              (PC.pc_i)
                 .data_o
  ALUOP
  ALUSrc
  RegWrite
        Read
        data 1
                            ALU
        Read
                 OM UX 1
                            result
        data 2
     Registers
                           3-bit
            32
     Sign
                     ALU
     extend
                    control
                       2-bit
Instruction [5-0]
```

Adder.v

```
module Adder
(
     data1_in,
     data2 in,
     data o
         [31:0] data1 in, data2 in;
  input
  output
         [31:0] data o;
 assign data_o = data1_in + data2_in;
 endmodule
```

Control.v / ALU_Control.v



- Requirements (1)
 - Source codes (*.v files)
 - testbench.v
 - PC.v
 - Registers.v
 - Instruction_Memory.v
 - CPU.v
 - Adder.v
 - Control.v
 - ALU_Control.v
 - Sign_Extend.v
 - ALU.v
 - MUX32.v
 - MUX5.v

- Requirements (2)
 - Machine Code text file
 - Instruction.txt (no need to modify)
 - There is no need to submit "output.txt".
 - Report (hw4_b03902xxx.pdf)
 - Coding Environment
 - Module implementation explanation
 - Either English or Chinese is fine

- Submission format
 - [dir] hw4_b03902xxx_v0
 - hw4_b03902xxx_v0 / hw4_b03902xxx.pdf
 - hw4_b03902xxx_v0 / src / *.v files
- Deadline: 2016/11/21 23:59
 - Submission by FTP:
 - IP address: 140.112.31.133
 - Port: 21 (default)
 - Username: ca
 - Password: ca2016fall

- Evaluation criteria
 - Report : 15%
 - Code: 85 %
 - Correctness: 36%
 - module correct implementation: 49%
 - Wrong Format: -10%
 - Compile error: coding 0 %
 - Please make sure your code can compile before submitting.