
CSULB CECS225

Model a ripple carry adder and review module instantiation.


PROCEDURE: First create the half adder using an XOR gate and an AND gate.



1. Complete the skeleton below to create the Half Adder Verilog module:

```
module HalfAdder(
input a,
input b,
output c,
output s
);
xor x1(
);
and a1(
);
endmodule
```


2. From the Flow Navigator, click add Sources and add another design file. Or click the + button to create a new file, enter the name **FullAdder.v** as shown below



Before the module definition in the new file include the following line `include "HalfAdder.v"



Then finish the fullAdder module according to the circuit depicted below, observe the interconnections:



```
21
22
      `include "HalfAdder.v"
23
24 🖨 module FullAdder(
                                                                     'include "HalfAdder.v"
25
          input a,
26
           input b,
                                                                     module FullAdder(
27
          input cin,
                                                                      input a,
          output s,
                                                                      input b,
29
          output cout
                                                                      input cin,
30
                                                                      output s,
31
          wire carryGenerate, carryPropagate, sum1;
                                                                      output cout
32
          HalfAdder
                                                                       wire carryGenerate, carryPropagate, sum1;
33
               ha0(
                                                       ),
                                                                      HalfAdder
34
               hal(
                                                       );
                                                                        ha0 (
                                                                                                   ),
35
                                                                        ha1 (
                                                                                                   );
36
               01(
                                                       );
                                                                      or
37
                                                                        o1 (
                                                                                                    );
38 🖒 endmodule
                                                                     endmodule
39
```

<u>Explanation:</u> the **include** directive copies the source code from **HalfAdder.v** into **FullAdder.v** so that the **Halfadder** module can be "instantiated" or used.


The **halfadder** *module instantiation* occurs on lines 32, 33, and 34 of **FullAdder.v**. The **HalfAdder** module is called by name on line 32, *two instances* are created on lines 33 and 24.

Module instantiation works just like using gate level primitives except the order of inputs and outputs may vary.


The **HalfAdder** *port list* is (<u>input a</u>, <u>input b</u>, <u>output c</u>, <u>output s</u>) so variables must be put on the **HalfAdder** *instance port list* in the order that is determined by the **HalfAdder** module definition.

The Ripple Carry Adder (RippleCarry4) will be the top level module for this lab. A top level module can be thought of as a main function. In Verilog the top level module is at the top of the hierarchy i.e. it typically contains all of the sub modules in a project/design.


3. Complete the module skeleton that is given below according to the block diagram but use a full adder for the LSB instead of HA:



This is how you declare vectors (buses)



Notice, when you synthesis how your last module will automatically become the **top level module** (It will be recognized as the contents of **design.sv**)



```
`include "FullAdder.v"
module RippleCarry4(
  input cin,
  input [3:0] a,
  input [3:0] b,
  output [3:0] s,
  output cout
 );
  wire cout0, cout1, cout2;
  FullAdder
  fa0(a[0],
              , cin, s[0], cout0),
  fa1( , b[1], , s[1], cout1),
  fa2(a[2],
             , cout1, , ),
  fa3( ,
                              );
endmodule
```


Once the RippleCarry4 module has been completed, it is time to test the design. Testbench code is given below:

```
timescale 1ns / 1ps
 4
         1// Name: Susan Nachawati
         // Create Date: 10/26/2020 01:38:07 PM
 7
         // Design Name: RippleCarry4
         // Module Name: TestBench
         module TestBench();
15
             reg cin;
16
             reg [3:0] a, b;
wire [3:0] s;
18
19 ¦
20 🖨
            RippleCarry4 rut(cin, a, b, s, cout);
             initial
             begin
                 $display ("4-bit Ripple Carry");
26
                 cin = 0;
                 for(i=0; i < 8; i = i+1)
                    begin
                       #1 {a, b} = $random;
30
                         #5 $display("a = %d, b= %d, s = %d, cout = %b", a, b, s, cout);
                     end //for
             end//initial
34 | 35 |
     O endmodule
```

If everything works correctly then the following console output will be produced:

```
4-bit Ripple Carry
             4, s = 6, cout = 0
a =
     2,
         b=
            1, s =
                    9, cout = 0
     0,
            9, s = 9, cout = 0
a =
         b=
a =
     6,
         b = 3, s = 9, cout = 0
         b = 13, s = 13, cout = 0
     0,
а
 =
         b = 13, s = 5, cout = 1
a =
     8,
a =
         b = 5, s = 11, cout = 0
     6,
             2, s = 3, cout = 0
a =
     1,
         b=
```

And your timing diagram should look like this:



If your module did not work correctly get assistance from the instructor or a reputable student to troubleshoot your design.

WHAT TO TURN IN: Once your RippleCarry4 module is working correctly:

- Copy the contents of your **RippleCarry4** module to a file named <u>with a screenshot of your output and timeline.</u>
- Explain your briefly while voice recording your screen, simulate your code, show the timeline being generated, and the output explain your output. Upload to YouTube.
- Save a link to your video in the same file as your code and the output. Upload as a pdf.

NOTE:

Keep the source files from this lab as they will be used in future Labs! halfadder, fulladder, and RippleCarry4 modules will be used in upcoming labs.