

Comparator


Design Code

```
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revisions:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21 ///////////////////////////////////////////////////////////////////
22
23 module evenBitParity
24 input A,
25 input B,
26 output X
27 //
28 xor(X, A, B);
29 endmodule
30
31 module even8BitParity
32 input [7:0]M,
33 output P
34 //
35 wire p0, p1, p2, p3, p4, p5;
36 evenBitParity u0(A[M(0)], .B[M(1)], .X(p0));
37 evenBitParity u1(A[M(2)], .B[M(3)], .X(p1));
38 evenBitParity u2(A[M(4)], .B[M(5)], .X(p2));
39 evenBitParity u3(A[M(6)], .B[M(7)], .X(p3));
40 evenBitParity u4(A[p0], .B[p1], .X(p4));
41 evenBitParity u5(A[p2], .B[p3], .X(p5));
42 evenBitParity u6(A[p4], .X(p5), .X(P));
43 endmodule
44
```


Test Bench

```
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module TestBench;
23 reg [7:0]a; // vector?
24 wire y;
25
26 even8BitParity uut(.M(a), .P(y)); // mapping module even8p with simulation source
27 integer i; // loop
28 initial
29 begin
30
31
32 $display("a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] | y \n");
33
34 for (i = 0; i < 16; i = i + 1) // loop iterating 16 times (hex numbers)
35 begin
36 a = i;
37 $display("%b\t\b\t\b\t\b\t\b\t\b\t\b\t | %b\t ", a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0], y ); // display
38 end // for loop
39 #10$finish;
40 end //initial
41 endmodule
42
```

RTL Schematic



Timing Diagram



Youtube link:

https://www.youtube.com/watch?v=js_w9cWSjX8