

# **Contents**

Abstract	2
Introduction	2
Overview of the top-level structural Module	3
Overview of the Execute Module	7
General Logic	7
Supported Operations	8
Summary	g
Overview of the Control Module	
General Overview	g
Logic	10
Overview of the PWM Module	10
General Logic	11
Usage and Purpose	13
Summary	
Overview of the Division Module	
General Logic	13
Summary	15
Overview of the IF Module	15
Overview of the idecode	16
Overview of the GPIO Module	17
Overview of the Interrupt Handler Module	21
Reference	2.6



# Design and Implementation of a MIPS ISA in a Single-Cycle Architecture with Interrupt Handling

Yarden Levy and Hadar Doron

03.09.2024

#### **Abstract**

The objective of this project is to design and implement an Instruction Set Architecture (ISA) for the MIPS processor within a single-cycle architecture. The project involves the creation of a MIPS processor that operates in a single-cycle mode, which means that each instruction is completed in one clock cycle. Additionally, the MIPS unit will be integrated with an I/O interface unit responsible for handling external device interrupts. The system must be capable of managing these interrupts efficiently and providing appropriate responses within the single-cycle architecture constraints.

## Introduction

In modern computer systems, the design of a processor's architecture is a critical factor that influences its performance, efficiency, and capability to handle various tasks, including input/output operations and interrupt handling. The MIPS (Microprocessor without Interlocked Pipeline Stages) architecture, known for its simplicity and effectiveness, serves as an ideal model for exploring these design principles.

This project aims to develop a single-cycle MIPS processor, focusing on the following key objectives:

- **ISA Design:** Define and implement the MIPS ISA, ensuring it supports essential instructions required for typical processing tasks.
- **Single-Cycle Operation:** Develop the processor such that each instruction is completed in one clock cycle, optimizing the design for simplicity and speed.
- **I/O Interface Integration:** Design an interface that allows the processor to interact with external devices, enabling the system to receive and handle interrupts effectively.
- **Interrupt Handling:** Implement a robust interrupt handling mechanism to ensure that the processor can respond to external events without compromising performance.




This document will detail the design process, challenges encountered, and solutions implemented during the project, providing a comprehensive overview of the work completed and its outcomes.

# Overview of the top-level structural Module

#### 1. MIPS Processor Overview:

 This top-level module connects various submodules that together implement a MIPS processor. These submodules include instruction fetch (Ifetch), instruction decode (Idecode), control (control), execution (Execute), and data memory (dmemory).

#### **MIPS CPU**



Clock = 25MHz

Figure 1 – mips' top

#### 2. Signal Declaration:

Various signals are declared to connect the components within the MIPS processor, including those for the program counter (PC\_plus\_4), register file data (read\_data\_1, read\_data\_2), ALU results (ALU\_result), and control signals (RegDst, Regwrite, MemWrite, etc.).

## 3. DataBus and AddressBus Handling:

- The **DataBus** and **AddressBus** are used for communication with external memory or peripherals.
- The **DataBus** is tri-stated when not in use, ensuring that it only drives data when necessary.



- The **AddressBus** is driven by the lower bits of the ALU result.

## 4. Control Signals:

 The ControlBus outputs control signals (MemRead, MemWrite) based on the internal operations of the processor.




Figure 2 - rtl of mips

#### 5. **Component Connections**:

- The submodules (Ifetch, Idecode, control, Execute, dmemory) are connected using the declared signals. Each submodule is responsible for a specific stage in the MIPS:
  - **Ifetch**: Handles instruction fetching and the program counter.
  - **Idecode**: Decodes the instruction and reads data from the register file.
  - control: Generates control signals based on the instruction opcode and function.
  - **Execute**: Performs arithmetic and logic operations using the ALU.
  - **dmemory**: Handles data memory operations, reading or writing data based on the control signals.

#### 6. **Memory Access**:

 Memory read and write operations are managed by the MemReadInt and MemWriteInt signals, which are derived from the main control signals (MemRead, MemWrite) but are gated by the ALU result to differentiate between normal memory access and peripheral access.

#### 7. Optional Signal Outputs for Simulation:

 Some signals, like the ALU result and the program counter, are commented out and marked for potential output during simulation for debugging or observation purposes.






Figure 3 - wave diagram. An assembly code (see reference) was written on the simulation.

Table 1 - Port Description for MIPS Entity

Port Name	Direction	Size	Functionality
reset	in	1 bit	Reset signal
clock	in	1 bit	Clock signal
ControlBus	out	2 bits (ControlBusSize)	Control signals for memory operations
DataBus	inout	32 bits (DataBusSize)	Data bus
AddressBus	out	32 bits (AddrBusSize)	Address bus

Type	Alias	Name	27	2,8	29	30	3	3,1	3,2	<b>β</b> 3	3,4 3	Ļ5 3	β 3	7 3	3β :	3,9 4	ρ 41	42	43
Type		execute																	
<b>\_</b>		MIPS:cpu Idecode:ID Instruction[310]																	
*		® opcode	2Bh	X 04h	X05	ih(	08h	2Bh	X 00h	2Bh	X OAh	Z 2Bh	03h	08h	X 2Bh	( 00h		02h	
<b>&amp;</b>		®-Rs	00h	X	10h	X	0	0h	X 10h	00h	10h	X	0	0h		(1Fh)		00h	
<b>&amp;</b>		® Rt	14h	Х	11h	X	1	5h	X 11h	16h	X 1	7h	OOh	X 1	8h	Х	00h		
-		®Rd			00	Dh			X 16h		00h		01h	X	00h			01h	
-		■ MIPS:cpu Idecode:ID Instruction[10_6]			00h			01h	X 00h	01h	00h	01h	10h	00h	01h	X 00h		10h	
*		Funct	3Ch	X 01h		3h(		0h	X 2Ah	04h	OFh_	08h	29h	2Ah	OCh_	( 08h		2Ch	
<b>a</b>		⊕ read data 1	000000000	X o	000000Ah	X	0000				0000000Ah		0000			X 000000A0h	000	00000h	
<b>a</b>		read data 2	12340000	ıX ο	0000014h	X	00000015h	00000000	X00000014h	00000001h	X00000017h	00000001h	00000000h	0000001Eh	X0000002Ah	Х	00000000		
<b>&amp;</b>		MIPS:cpu Execute:EXE Ainput[310]	000000000		000000Ah	X		0000h			0000000Ah			0000h		X 000000A0h)	000	00000h	
<b>a</b>		MIPS:cpu[Execute:EXE[Binput[310]	0000003C	ıX 0	0000014h				X00000014h								00000000	0	
<b>a</b>		MIPS:cpu Execute:EXE ALU Result[310]	0000003C	1XF	FFFFFF6h				X00000001h								00000000	0	
<b>a</b>		⊕ write data DMEM	12340000	ıX 0	0000014h	=X	00000015h	00000000	X00000014h	00000001h	00000017h	00000001h	00000000h	0000001Eh	(0000002Ah	X	00000000	0	
*		P Control																	
*		MIPS:cpu control:CTL Jr																	
*		MIPS:cpu control:CTL Jump																	
*		MIPS:cpu control:CTL MemWrite																	
*		MIPS:cpu control:CTL RegWrite																	
*		MIPS:cpu control:CTL ALUSrc																	
1		MIPS:cpu control:CTL BranchEq			$\neg$														
*		MIPS:cpu control:CTL BranchNe																	
*		MIPS:cpu control:CTL MemRead																	

Figure 4 - STP of jump, jal, jr, and branches

Short Description of Jumps, JAL, JR, and Branches in the Simulation:



The waveform shows the control signals and the execution path for various instructions in a MIPS processor simulation. Here's a brief description of the jump, JAL, JR, and branch operations visible in the waveform:

## 8. Jump (Jump):

The **Jump** signal is activated at specific cycles where the instruction is a jump
(J) type. The **Jump** signal being high indicates that the processor is performing
an unconditional jump to a specified address.

## 9. Jump and Link (JAL):

- The **Jump** signal combined with the **RegWrite** signal being high in specific cycles indicates the execution of a Jump and Link (JAL) instruction. This instruction performs a jump to a target address while saving the return address in a register.

## 10. Jump Register (JR):

 The **Jr** signal being high indicates a JR (Jump Register) instruction, where the processor jumps to the address contained in a register (typically used for returning from subroutines).

## 11. Branches (BranchEq, BranchNe):

- The BranchEq signal is used for a branch if equal (BEQ) instruction, where the processor branches to a target address if the two compared registers are equal.
- The BranchNe signal is used for a branch if not equal (BNE) instruction, where the processor branches if the compared registers are not equal.

In the waveform, these control signals indicate the execution of specific instructions as the processor evaluates conditions and directs the program counter (PC) to the appropriate address based on the instruction type and conditions.




Figure 5 - STP only ALU + load store

Short Description of ALU Operations and Load/Store Instructions in the Simulation:



The waveform illustrates the control signals and data paths for ALU operations and load/store instructions within the MIPS processor. Below is a brief description:

#### 12. ALU Operations:

- The **ALUSrc** signal controls whether the second operand to the ALU is a register value or an immediate value (sign-extended).
- The ALU\_Result shows the outcome of the ALU operation, which depends on the opcode and function code of the instruction.
- During cycles where arithmetic or logic operations are executed, the ALU processes the input values (Ainput and Binput) and outputs the result.

## 13. Load/Store Instructions:

- The MemRead and MemWrite signals indicate whether the instruction is a load or store operation, respectively.
- The **DataBus** interaction is visible when the processor writes data to memory (during store operations) or reads data from memory (during load operations).
- The AddressBus provides the memory address for the load/store operation, derived from the ALU\_Result.

This waveform effectively demonstrates the control flow and data handling for both ALU-related instructions and memory access instructions within the MIPS processor.

## **Overview of the Execute Module**

The VHDL code defines the behavior of the **Execute** module, which is a crucial component of a MIPS processor in a single-cycle architecture. The primary function of this module is to implement the Arithmetic Logic Unit (ALU) and handle branch address calculations. Below is an overview of its logic and the operations it supports:

## **General Logic**

#### • ALU Inputs:

- The module receives two primary data inputs (Read\_data\_1 and Read\_data\_2), a sign-extended immediate value (Sign\_extend), and control signals such as Function\_opcode and ALUSrc.
- Based on the ALU\_ctl signal, it selects the appropriate inputs for the ALU operations. For example, it chooses between using the immediate value or the second data input depending on the ALUSrc control signal.

#### ALU Control (ALU\_ct1):

The control logic determines which operation the ALU should perform. This
decision is based on the opcode and Function\_opcode inputs. The operations



include basic arithmetic (ADD, SUB), logical operations (AND, OR, XOR), and shifts (SLL, SRL).

The ALU supports R-type instructions (like ADD, SUB, AND, OR, etc.), I-type instructions (like ADDI, ANDI, ORI), and branch instructions (like BEQ, BNE). It also handles special operations such as multiplication (MULT) and loading upper immediate (LUI).

#### • ALU Operation:

- The ALU performs the selected operation on the inputs and produces the result (ALU\_Result).
- For operations such as multiplication, only the lower 32 bits of the product are output.

#### Zero Flag (Zero):

- The module sets the Zero output high if the ALU result is zero, which is particularly useful for branch decisions such as BEQ (branch if equal).

#### Branch Address Calculation:

 The module computes the branch target address by adding the sign-extended immediate value to the incremented program counter (PC\_plus\_4). The result is output as Add\_Result.

## Output Assignment:

 The ALU output is selected based on whether the operation is SLT/SLTI, where only the most significant bit is relevant. Otherwise, the full ALU result is output.

#### **Supported Operations**

• **Arithmetic:** ADD, SUB

Logical: AND, OR, XOR

• **Shift Operations:** SLL (Shift Left Logical), SRL (Shift Right Logical)

• **Multiplication:** MULT (lower 32 bits of the result are used)

• **Immediate Operations:** ADDI, ANDI, ORI, LUI

Branching: BEQ (branch if equal), BNE (branch if not equal), JR (jump register)

• **Set Less Than:** SLT (Set Less Than), SLTI (Set Less Than Immediate)



## **Summary**

The **Execute** module is responsible for performing ALU operations and calculating branch addresses in a MIPS processor. It supports a wide range of MIPS instructions and generates the necessary control signals to perform the required operations. The outputs include the ALU result, a zero flag for branch conditions, and the branch address.

## **Overview of the Control Module**

The VHDL code provided implements a **control unit** for a MIPS processor. The control unit is responsible for generating the control signals required to execute different instructions based on the Opcode and Funct fields of the instruction.

#### **General Overview**

• **Purpose:** The control unit decodes the Opcode and Funct fields from the instruction and generates the appropriate control signals that guide the operation of various components in the MIPS processor, such as the ALU, registers, memory, and branching logic.

#### Inputs:

- Opcode: A 6-bit field that specifies the type of instruction (e.g., R-type, I-type, J-type).
- Funct: A 6-bit field used in R-type instructions to specify the exact operation (e.g., ADD, SUB, AND).

#### Outputs:

- RegDst: Determines the destination register (either rt or rd field) in R-type instructions.
- ALUSrc: Selects the second operand for the ALU (either a register value or an immediate value).
- MemtoReg: Controls whether the data to be written to the register file comes from memory or the ALU.
- RegWrite: Enables writing to the register file.
- MemRead: Enables reading from memory.
- MemWrite: Enables writing to memory.
- BranchEq: Indicates a branch should occur if the two registers are equal (for BEQ instruction).



- BranchNe: Indicates a branch should occur if the two registers are not equal (for BNE instruction).
- Jump: Indicates a jump instruction.
- Jr: Indicates a jump register (JR) instruction.

### Logic

• **Opcode Decoding:** The control signals are generated based on the Opcode and Funct fields. The control unit decodes the instruction type (e.g., R-type, I-type, J-type) and generates a specific set of control signals for each type.

## • Instruction Types Supported:

- R-type Instructions: Handled when Opcode is 000000. The specific operation (like ADD, SUB, etc.) is determined by the Funct field.
- **I-type Instructions:** Includes instructions like LW (Load Word), SW (Store Word), BEQ (Branch if Equal), BNE (Branch if Not Equal), and others.
- J-type Instructions: Includes J (Jump) and JAL (Jump and Link).

#### Control Signal Generation:

- The control signals (RegDst, ALUSrc, MemtoReg, etc.) are set based on the type of instruction. For example, ALUSrc is set when an immediate value is needed as the second operand (e.g., in LW, SW, ADDI).
- RegWrite is activated for instructions that write to a register (e.g., R-type, LW, ADDI).
- BranchEq and BranchNe are set for BEQ and BNE instructions, respectively, controlling whether the program counter should branch to a different address.

## Overview of the PWM Module

The VHDL code implements a **Pulse Width Modulation (PWM) module**. PWM is a technique used to control the amount of power delivered to an electronic load by varying the width of the pulses in a pulse train. This implementation has several input parameters and control logic to manage the generation of the PWM signal.






Figure 6 - PWM module and basic timer output compare compatibility

## **General Logic**

#### Clock and Reset Management:

- The module uses an input clock (CLK) and reset signal (RST). When the reset is active, it resets all counters and the PWM output signal.
- The clock (CLK) drives the logic, and the chosen clock (CHOSEN\_CLK) is selected based on the input selector (BTSSEL), which can vary the frequency of the PWM signal by adjusting the clock divider.

## Counter Logic:

- The module maintains several counters: BTCNT for counting the main PWM signal period, bt\_counter for an internal clock divider, and COUNT\_DIVIDER\_0 and COUNT\_DIVIDER\_1 for dividing the clock frequency based on the BTSSEL input.
- BTCCR0 and BTCCR1 define the upper limits for the PWM period (BTCL0) and the duty cycle (BTCL1).






Figure 7 - counter scheme

#### • Clock Divider and Selection:

- The code defines a process where the clock is divided based on the BTSSEL input, creating different frequencies for the PWM signal.
- Depending on the value of BTSSEL, different clock frequencies are chosen, with the CHOSEN\_CLK toggling between different counts.

## PWM Signal Generation:

- The module generates the PWM output (PWM\_OUT\_REG) by comparing the counter value (BTCNT) with BTCL0 and BTCL1.
- Two modes are supported:
  - **Mode 0:** The PWM signal is high when BTCNT is between BTCL1 and BTCL0.
  - Mode 1: The PWM signal is high when BTCNT is less than BTCL1.
- If the BTOUTEN signal is active, the PWM signal is generated; otherwise, the output is set to low.

## • Interrupt Generation:

 The module sets the Set\_BTIFG signal when bt\_counter reaches its limit, which can be used as an interrupt flag to signal the completion of a PWM period.



## **Usage and Purpose**

- **PWM Signal Control:** This module is used to generate a PWM signal that can be used for applications like controlling the brightness of LEDs, motor speed control, or other power management tasks.
- **Frequency Adjustment:** The module allows adjusting the frequency of the PWM signal using the BTSSEL input, which selects different clock dividers.
- **Duty Cycle Adjustment:** The duty cycle, which determines the proportion of time the PWM signal is high, can be adjusted using the BTCCR1 register, allowing fine control over the output power.

## **Summary**

The PWM module is designed to generate a PWM signal with adjustable frequency and duty cycle, controlled by input parameters. The logic includes clock division, counter management, and condition checking to determine the output signal. This module is highly configurable and can be used in various applications requiring precise control of power delivery through PWM.

## **Overview of the Division Module**

The VHDL code provided implements a **division algorithm** using a sequential logic process. This module divides a dividend by a divisor to produce a result (quotient) and a remainder. The operation is controlled by a clock (divclk), a reset signal (rst), and an enable signal (ena). Below is an overview of the logic and operation:

## **General Logic**






Figure 8 - divider scheme

## Initialization and Control Signals:

- The rst (reset) signal initializes all internal signals (temp\_dividend, temp\_result, temp\_remainder, count, busy, monkey\_place\_holder, and div\_ifg) to zero.
- The ena (enable) signal starts the division process when active, provided that the division is not already in progress (busy = '0').

#### Division Process:

- The division process is sequential, performed over multiple clock cycles.
   Each cycle represents one bit of the division process, starting from the most significant bit (MSB) of the dividend.
- The process works by repeatedly subtracting the divisor from the dividend while shifting the dividend to the left and checking if the dividend is greater than or equal to the divisor.

#### Shifting and Subtraction:

 A placeholder signal (monkey\_place\_holder) is used to hold the shifted value of temp\_dividend combined with the current bit of the dividend.



- In each iteration, if the current monkey\_place\_holder is greater than or equal to the divisor, the divisor is subtracted from it, and a '1' is recorded in the corresponding bit of temp\_result. Otherwise, a '0' is recorded.
- The loop continues, decrementing the bit counter (count) until all bits have been processed.

## Completion and Output:

- Once the division process completes (count reaches zero), the busy signal is cleared, indicating the end of the division. The result (quotient) and remainder are then assigned to their respective outputs.
- The div\_ifg (interrupt flag) signal is set to '1' to indicate that the division operation has finished and the results are ready.




Figure 9 - Fmax of our implementation

## Summary

- **Division Process:** The code implements a bitwise sequential division algorithm where each bit of the dividend is processed in a loop. The process continues until the entire dividend is divided, generating a quotient (result) and remainder.
- **Control Logic:** The division is controlled by the divclk clock, rst reset, and ena enable signals. The process ensures that division occurs one bit at a time, updating the quotient and remainder with each step.
- **Status Indication:** The busy signal is used to indicate whether the division is in progress, and the div\_ifg flag is set once the division is complete.

This division module is designed for sequential operation, ensuring that each division process is handled methodically over several clock cycles. It efficiently computes the quotient and remainder using a standard long-division approach in digital logic.

## Overview of the IF Module

The VHDL code defines a module that handles the **Program Counter (PC) and instruction memory** for a MIPS processor. Here's what the code does:

1. Program Counter (PC) Management:



- The module maintains the Program Counter (PC), which keeps track of the current instruction address.
- The PC is incremented by 4 for the next instruction address, aligning with the instruction word boundaries.

## 2. **Instruction Memory**:

- A ROM (Read-Only Memory) is used to store the instructions. The memory is addressed based on the current value of the PC.
- The instruction is fetched from the ROM and used in the processor.

## 3. **Control Signals**:

- The module responds to various control signals (BranchNe, BranchEq, Jr, Jump) to determine the next value of the PC.
- It supports branch instructions (**BEQ**, **BNE**), jump instructions (**J**, **JAL**), and jump register (**JR**).

## 4. **Interrupt Handling**:

 The module includes handling for interrupt service routines (JAL\_ISR) and has provisions to hold the PC during certain interrupt states (INT\_FSM). The final code does not have interrupt states thus it is not included in the design anymore.

#### 5. Clock Process:

- On every clock cycle, the module updates the PC unless it is reset or held due to an interrupt.
- When reset is active, the PC is initialized to 0.

#### 6. Simulation vs FPGA Mode:

The code differentiates between simulation mode and FPGA implementation, adjusting memory addressing accordingly.

#### Overview of the idecode

7. **Registers**: It has 32 registers, each 32 bits wide, where data can be stored and read.

## 8. **Instruction Handling**:

- It takes an instruction as input and decodes it to determine which registers to read from or write to.



 Depending on the INT\_FSM signal, the instruction can be overridden to handle interrupts.

## 9. **Data Reading**:

 The module reads data from two registers based on the instruction and outputs this data.

#### 10. **Data Writing**:

- It decides which register to write to based on the control signals (RegDst and MemtoReg).
- The data to be written can either come from the ALU result, a memory read, or the program counter (PC).

## 11. **Sign Extension**:

 It converts a 16-bit immediate value in the instruction to a 32-bit value, which is necessary for certain operations.

#### 12. Clock Process:

- On every clock cycle, if the reset signal is active, it initializes the registers.
- If the **RegWrite** signal is active, it writes data to the specified register.

## Overview of the GPIO Module

The VHDL code defines a module that handles **General-Purpose Input/Output (GPIO)** operations for a MIPS processor. Here's what the code does:

## 1. Address Decoding:

 The module decodes specific address bits to generate chip select signals (CS\_LEDR, CS\_SW, CS\_HEXO, etc.), which are used to control different peripherals like LED displays and switches.






Figure 10 - memory map

## 2. **HEX Display Control**:

- The module controls six seven-segment displays (HEX0 to HEX5).
- For each display, it uses a GPO (General-Purpose Output) component to handle memory read (MemRead\_Signal) and write (MemWrite\_Signal) operations.
- The data to be displayed is driven from the **DataBus** and is selected based on the chip select signals.

#### 3. **LED Control**:

- Similar to the HEX displays, the LEDR output is controlled by a GPO component.
- This component drives the LED display based on data from the **DataBus**.

#### 4. Switch Input:

- The **SW** signal represents input from switches.
- A GPI (General-Purpose Input) component reads the state of the switches and outputs the corresponding data onto the DataBus.



## 5. **Control Signals**:

The module uses control signals (MemRead\_Signal, MemWrite\_Signal, reset, clock) to manage the read and write operations for each of these peripherals.

Figure 11 - memory map of MCU ports

## 6. **Component Instantiation**:

- The code instantiates multiple **GPO** and **GPI** components to handle the various input/output devices.
- The specific data width (IOWidth) and type (seven-segment or general output) are configured for each component.

Table 2 - Port Descrip	tion for GPIO_handle	er Entity
------------------------	----------------------	-----------

Port Name	Direction	Size	Functionality
MemRead_Signal	in	1 bit	Memory read signal
clock	in	1 bit	Clock signal
reset	in	1 bit	Reset signal
MemWrite_Signal	in	1 bit	Memory write signal
AddressBus	in	32 bits (AddrBusSize)	Address bus



DataBus	inout	32 bits (DataBusSize)	Data bus
HEX0	out	7 bits	Output for HEXO display (7-segment)
HEX1	out	7 bits	Output for HEX1 display (7-segment)
HEX2	out	7 bits	Output for HEX2 display (7-segment)
НЕХЗ	out	7 bits	Output for HEX3 display (7-segment)
HEX4	out	7 bits	Output for HEX4 display (7-segment)
HEX5	out	7 bits	Output for HEX5 display (7-segment)
LEDR	out	8 bits	Output for LEDR (LED array)
SW	in	8 bits	Input from SW (switches)

rpe Atia	as Name	12	1,3	1,4	1,5	16	17
pe Ali.	□ execute						
	MIPS:cpu Idecode:ID Instruction[310]						
		05h	)( 00h			2Bh	
	® Rs	OAh.	08h			00h	
	Rt	O0h	ODh			08h	
	⊕ Rd	OOh	08h			01h	
	■ MIPS:cpu[Idecode:ID[Instruction[10_6]				00h		
	Funct	03h	20h	00h	04h	05h	X 08h
	read data 1	00000001h			00000000h		
	⊕ read data 2	00000000h	0000000h X 0000002h				
	MIPS:cpu Execute:EXE Ainput[310]	00000001h	D(		00000000h		
	MIPS:cpu Execute:EXE Binput[310]	00000000h	00000002h	00000800h	00000804h	00000805h	X 00000808h
	MIPS:cpu Execute:EXE ALU Result[310]	00000001h	00000002h	00000800h	00000804h	00000805h	) 00000808h
	□ GPIO handler						
	signals LEDR						
	GPIO handler:GPIO GPO:LEDR inst Latch en						
			00h			02h	
	dler:GPIO OptAddrDecoder:ADecoder CS_LEDR						
	HEXO signals						
	GPIO handler:GPIO GPO:HEX0 inst Latch en						
	handler:GPIO GPO:HEX0 inst Latch IO[70	00h X 6Fh X 02h					
	dler:GPIO OptAddrDecoder:ADecoder CS HEX0						
	IO handler:GPIO OptAddrDecoder:ADecoder CS SW	/					
	HEX1 signals						

Figure 12 - STP write to LEDR and HEX

## Short Description of Writing to LEDR and HEX Displays in the Simulation:

The waveform illustrates the interaction between the MIPS processor and the GPIO handler module, specifically focusing on writing to the LEDR and HEX displays. Below is a brief description:

## 7. Writing to LEDR:

- The CS\_LEDR (Chip Select for LEDR) signal is asserted when the MIPS processor writes data to the LEDR.
- The Latch\_en signal for the LEDR indicates that the data is latched onto the LEDR output.



- The IO[7:0] bus shows the data being written to the LEDR, which corresponds to the value that will be displayed on the LED array.

#### 8. Writing to HEX Displays (HEXO and HEX1):

- Similar to LEDR, the CS\_HEX0 and CS\_HEX1 signals are asserted when the processor writes to the corresponding HEX displays.
- The Latch\_en signals for HEX0 and HEX1 indicate when the data is latched onto the respective HEX displays.
- The IO[7:0] bus shows the binary data being sent to each HEX display, which corresponds to the hexadecimal value shown on the seven-segment displays.

This waveform demonstrates how the MIPS processor interacts with the GPIO handler to update the state of LEDR and HEX displays, crucial for visual output in embedded systems.

# **Overview of the Interrupt Handler Module**

This is the concept of the architecture of the Interrupt Handler module, however, it was not done due to time limitation. The VHDL code defines an **interrupt handler** module that manages interrupt requests (IRQs) for a system. Here's what the code does:







Figure 13 - rtl of handler

# 1. Interrupt Request Handling:





#### Handling interrupts from several sources:




Figure 14 - interrupts handler scheme

- The module handles up to 6 interrupt requests (IRQ) and processes them based on different conditions and signals such as keys, a divider (DIV), and a set flag (set\_btifg).
- Each interrupt request is stored in the **IRQ** signal, which is a 7-bit vector, and is managed by individual processes for each interrupt line.

#### 2. Interrupt Enable and Flag Registers:

- The IntrEn signal is used to enable specific interrupts. The enabled interrupts are determined by writing to the DataBus when the MemWriteBus signal is active.
- The IFG (Interrupt Flag) register stores the status of interrupt requests, which are generated by the combination of IRQ and IntrEn signals. The flag is also updated when specific memory addresses are written to or read from.



## 3. **Generating Interrupt Signals:**

- The module generates an overall interrupt signal (INTR) if any of the interrupt flags are set (IFG) and if global interrupts are enabled (GIE).
- The IRQ\_OUT signal is outputted, representing the status of all interrupts.

## 4. Interrupt Acknowledge (INTA) Handling:

- The INTA signal is used to acknowledge interrupts. The acknowledgment is delayed using INTA\_Delayed to manage the timing of interrupt clear operations.
- When INTA is asserted and specific conditions are met (e.g., certain typereg values), the corresponding interrupt in IRQ is cleared.

#### 5. **Process Execution**:

For each interrupt source (e.g., key\_1, key\_2, key\_3), there is a dedicated process that sets or clears the corresponding bit in the IRQ vector based on the clock signal, reset signal (rst), and the clear IRQ signal (CLR\_IRQ).

## 6. DataBus Handling:

- The module reads from or writes to the **DataBus** depending on specific memory addresses, updating the interrupt enable (**IntrEn**) and flag registers (**IFG**), and outputting the current status based on the address.

#### 7. Typereg Management:

The **typereg** signal is updated based on the active interrupts in **IRQ**. It represents the type of interrupt currently being processed.

Table 3 - Port Description for interupt\_handler Entity

Port Name	Direction	Size	Functionality
set_btifg	in	1 bit	Set interrupt flag
key_1	in	1 bit	Key 1 input
key_2	in	1 bit	Key 2 input
key_3	in	1 bit	Key 3 input
DIV	in	1 bit	Divide signal input
clk	in	1 bit	Clock signal
rst	in	1 bit	Reset signal
INTR	out	1 bit	Interrupt request output
IRQ_OUT	out	7 bits (IrqSize + 1)	Interrupt request outputs



MemReadBus	in	1 bit	Memory read bus
MemWriteBus	in	1 bit	Memory write bus
AddressBus	in	12 bits (AddrBusSize)	Address bus
DataBus	inout	32 bits (DataBusSize)	Data bus
INTA	in	1 bit	Interrupt acknowledge
GIE	in	1 bit	Global interrupt enable



#### Reference




Figure 15 - memory of our testing from model sim simulation

#### The code that was used is:

.data

# Define some data in memory

var1: .word 10 # variable 1 initialized to 10

var2: .word 20 # variable 2 initialized to 20

result: .word 0 # variable to store result



t2\_result: .word 0 # to store \$t2

t3\_result: .word 0 # to store \$t3

t4\_result: .word 0 # to store \$t4

t5\_result: .word 0 # to store \$t5

t6\_result: .word 0 # to store \$t6

t7\_result: .word 0 # to store \$t7

t8\_result: .word 0 # to store \$t8

t9\_result: .word 0 # to store \$t9

s0\_result: .word 0 # to store \$s0

s1\_result: .word 0 # to store \$s1

s2\_result: .word 0 # to store \$s2

s3\_result: .word 0 # to store \$s3

s4\_result: .word 0 # to store \$s4

s5\_result: .word 0 # to store \$s5

s6\_result: .word 0 # to store \$s6

s7\_result: .word 0 # to store \$s7

s8\_result: .word 0 # to store \$s8

.text

.globl main

main:

# Load values from memory to registers

lw \$t0, var1 # Load var1 into \$t0

lw \$t1, var2 # Load var2 into \$t1

# Test ADD, SUB, and ADDI

add \$t2, \$t0, \$t1 # \$t2 = \$t0 + \$t1

sw \$t2, t2\_result # Store \$t2 into memory



sub \$t3, \$t1, \$t0 # \$t3 = \$t1 - \$t0

sw \$t3, t3\_result # Store \$t3 into memory

addi \$t4, \$t0, 5 # \$t4 = \$t0 + 5

sw \$t4, t4\_result # Store \$t4 into memory

# Test MUL, AND, OR, XOR

# mul \$t5, \$t0, \$t1 # \$t5 = \$t0 \* \$t1

# sw \$t5, t5\_result # Store \$t5 into memory

and \$t6, \$t0, \$t1 # \$t6 = \$t0 & \$t1

sw \$t6, t6\_result # Store \$t6 into memory

or \$t7, \$t0, \$t1 #\$t7 = \$t0 | \$t1

sw \$t7, t7\_result # Store \$t7 into memory

xor \$t8, \$t0, \$t1 # \$t8 = \$t0 ^ \$t1

sw \$t8, t8\_result # Store \$t8 into memory

# Test ANDI, ORI, XORI

andi \$t9, \$t0, 0x0F # \$t9 = \$t0 & 0x0F

sw \$t9, t9\_result # Store \$t9 into memory

ori \$s0, \$t0, 0xF0 #\$s0 = \$t0 | 0xF0

sw \$s0, s0\_result # Store \$s0 into memory

 $xori $s1, $t0, 0xAA # $s1 = $t0 ^ 0xAA$ 

sw \$s1, s1\_result # Store \$s1 into memory

# Test SLL, SRL

sll \$s2, \$t0, 2 # \$s2 = \$t0 << 2

sw \$s2, s2\_result # Store \$s2 into memory

srl \$s3, \$t1, 1 #\$s3 = \$t1 >> 1

sw \$s3, s3\_result # Store \$s3 into memory

```
# Test LUI (Load Upper Immediate)
lui $s4, 0x1234
                  # $s4 = 0x12340000
sw $s4, s4_result # Store $s4 into memory
# Test BEQ, BNE
beq $t0, $t1, equal # If $t0 == $t1, jump to equal
bne $t0, $t1, notequal # If $t0 != $t1, jump to notequal
equal:
addi $s5, $zero, 1 #$s5 = 1 (flag for equal)
sw $s5, s5_result # Store $s5 into memory
j end
notequal:
addi $s5, $zero, 0 #$s5 = 0 (flag for not equal)
sw $s5, s5_result # Store $s5 into memory
# Test SLT, SLTI
slt $s6, $t0, $t1 #$s6 = 1 if $t0 < $t1, else $s6 = 0
sw $s6, s6_result # Store $s6 into memory
slti $s7, $t0, 15 # $s7 = 1 if $t0 < 15, else $s7 = 0
sw $s7, s7_result # Store $s7 into memory
# Test J, JR, JAL
jal func
                # Jump to function
j end
```

```
Ben-Gurion University of the Negev
```

#### func:

```
addi $t8, $zero, 42 # $s8 = 42

sw $t8, s8_result # Store $s8 into memory

jr $ra # Return from function
```

## end:

# Infinite loop to stop execution j end