## **CMPE 110: Computer Architecture**

# Week 4 Pipelining II


Jishen Zhao (http://users.soe.ucsc.edu/~jzhao/)

[Adapted in part from Jose Renau, Mary Jane Irwin, Joe Devietti, Onur Mutlu, and others]

## Reminder

- Homework 1 due on Oct. 17 midnight
  - Submit a single file (PDF) at eCommons
- Quiz 1 will be posted today
  - Due on Wednesday (Oct. 12) midnight
- Midterm1 grade is expected to be posted early next week
- No office hour today

## **Today: Pipelining**



#### **Review:**

 Single-cycle datapath vs. pipelined datapath


#### **Hazards**

- Data hazards
  - Bypassing
  - Load-use stalling
- Structural hazards
- Pipelined multi-cycle operations
- Control hazard
  - Branch prediction


CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

3

### Review



## Review: single-cycle data path




- If single-cycle:
  - Time to execute each instruction is T<sub>singlecycle</sub> = 1 clock cycle

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

5

## Review: Pipelined data path




#### **Pipelining:**

- Cut datapath into N stages (here 5)
- Clock cycle =  $MAX(T_{insn-mem}, T_{regfile}, T_{ALU}, T_{data-mem})$
- Each stage takes 1 cycle, even though  $T_{stage} < 1$  clock cycle

## Review: Latency vs. Throughput


- Pipelining is an important performance technique
  - Improves instruction throughput, not instruction latency
- How it works
  - When insn advances from stage 1 to 2, next insn enters at stage 1
  - Individual instruction takes the same number of stages
  - Base CPI = 1



CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

7

## Review: 5 Stage Pipelined Datapath



- Five stage: Fetch, Decode, eXecute, Memory, Writeback
  - Nothing magical about 5 stages (Pentium 4 had 22 stages!)
- Latches (pipeline registers) named by stages they begin
  - PC, D, X, M, W

## Review: Pipeline Diagram

• Pipeline diagram: shorthand for what we just saw

Across: cyclesDown: insns


 Convention: e.g., X means 1w \$4,8 (\$5) finishes eXecute stage and writes into M latch at end of cycle 4

	1	2	3	4	5	6	7	8	9
add \$3<-\$2,\$1	F	D	Χ	М	W				
lw \$4,8(\$5)		F	D	X	) M	W			
sw \$6,4(\$7)			F	D	Χ	М	W		

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

9

## Today: Hazards and Bypassing



- Single-cycle datapaths vs. pipelined datapath
  - Basic pipelining: F, D, X, M, W
  - Base CPI = 1
  - Pipeline diagram (table)
- Data hazards
  - Stalling
  - Bypassing (forwarding)
- Structural hazards
  - Stalling
  - Add more hardware resources
- Multi-cycle operations
- Control hazards

# Data Dependences, Pipeline Hazards, and Bypassing


CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

11

## Dependences and Hazards

- **Dependence**: relationship between two insns
  - **Data dep.**: two insns use same storage location
  - Control dep.: one insn affects whether another executes at all
  - **Enforced** by making older insn go before younger one
    - Happens naturally in single-cycle designs
    - But not in a pipeline!
- Hazard: dependence & possibility of wrong insn order
  - Stall: for order by keeping younger insn waiting in same stage
  - Hazards are a bad thing: stalls reduce performance

### **Data Hazards**



- Let's forget about branches and the control for a while
- The three insn sequence we saw earlier executed fine...
  - But it wasn't a real program
  - Real programs have data dependences
    - They pass values via registers and memory

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

13


# **Dependent Operations**

• Independent operations

```
add $3,$2,$1 add $6,$5,$4
```

• Would this program execute correctly on a pipeline?

```
add $3,$2,$1
add $6,$5,$3
lw $7,($9)
```



	1	2	3	4	5	6	7	8	9
add \$3<-\$2,\$1	F	D	Χ	М	W				
add \$6<-\$5,\$3		F		D	D	X	М	W	
Lw \$7,(\$9)			1						
•		•	7		•				


Stall for 2 cycles

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

15

## **Dependent Operations**

	1	2	3	4	5	6	7	8	9
add \$3<-\$2,\$1	F	D	Χ	М	W				
add \$6<-\$5,\$3		F	D	X	М	W			
Lw \$7,(\$9)			F	D	Χ	М	W		



Structural Hazards

## **Dependent Operations**



CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

### Structural Hazards

#### Structural hazards

- Two insns trying to use same circuit at same time
  - E.g., structural hazard on register file write port

#### Tolerate structure hazards

Stall: Add stall logic to stall pipeline when hazards occur

#### To avoid structural hazards

- Avoided if:
  - Each insn uses every structure exactly once
  - For at most one cycle
  - All instructions travel through all stages
- Add more resources:
  - Example: two memory accesses per cycle (Fetch & Memory)
  - Split instruction & data memories allows simultaneous access

17

## Note: Why Does Every Insn Take 5 Cycles?

	1	2	3	4	5	6	7	8	9
Lw \$7,(\$9)		F	D	Χ	M(	W	$\supset$		
add \$6<-\$5,\$3			F	D	Χ	М	W		
add \$6<-\$5,\$3			F	D	x (	W	$\supset$		

- Could/should we allow add to skip M and go to W?
   No
  - It wouldn't help: peak fetch still only 1 insn per cycle
  - **Structural hazards**: imagine add after 1w (only 1 reg. write port)


CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

19

### Solve data and structural hazards -- Stalls

	1	2	3	4	5	6	7	8	9
add \$3<-\$2,\$1	F	D	Χ	М	W				
add \$6<-\$5,\$3		F	D	X	М	W			
Lw \$7,(\$9)			F	D	Х	М	W		

## Stalls reduce performance




Stall for 2 cycles as well

# Can we do better than STALLs?

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

## Solving data hazards w/o stalls: Bypassing




#### Bypassing

- Reading a value from an intermediate (micro-architectural) source
- Not waiting until it is available from primary source
- Here, we are bypassing the register file
- Also called forwarding
- This example is an MX bypass

21

## **WX** Bypassing



Some other insn

- What about this combination?
  - Add another bypass path and MUX (multiplexor) input
  - This one is a **WX** bypass

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

23

## Pipeline Diagrams with Bypassing

- If bypass exists, "from"/"to" stages execute in same cycle
  - Example: MX bypass

• Example: WX bypass


Example: WM bypass

Can you think of a code example that uses the WM bypass?

## **Multi-Cycle Operations**

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

# Pipelining and Multi-Cycle Operations




- What if we wanted to add an operation that takes multiple cycles to execute?
  - E.g., 4-cycle multiply
  - P: separate output latch connects to W stage
  - Controlled by pipeline control finite state machine (FSM)

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

26

25

## A Pipelined Multiplier



- Multiplier itself is often pipelined, what does this mean?
  - Product/multiplicand register/ALUs/latches replicated
  - Can start different multiply operations in consecutive cycles
  - But still takes 4 cycles to generate output value

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

27

## Pipeline Diagram with Multiplier

• Allow **independent** instructions

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6<-\$7,1		F	D	Χ	М	W			

• Even allow independent multiply instructions

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	Р3	W		
mul \$6<-\$7,\$8		F	D	P0	P1	P2	Р3	W	

• But must stall subsequent **dependent** instructions:

	1	2	3	4	5	6	7	8	9
mul <b>\$4</b> <-\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6<- <b>\$4</b> ,1		F	D	d*	d*	d*	X	М	W

# Multiplier Write Port Structural Hazard

- What about...
  - Two instructions trying to write register file in same cycle?
  - Structural hazard!
- Must prevent:

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6<-\$1,1		F	D	Х	М	W			
add \$5<-\$6,\$10			F	D	Х	М	W		

• Solution? stall the subsequent instruction

	1	2	3	4	5	6	7	8	9
mul \$4<-\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6<-\$1,1		F	D	Х	М	W			
add \$5<-\$6,\$10			F	D	d*	Χ	М	W	

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4