# CMPE 110: Computer Architecture Week 3 Pipelining

Jishen Zhao (http://users.soe.ucsc.edu/~jzhao/)


[Adapted in part from Jose Renau, Mary Jane Irwin, Joe Devietti, Onur Mutlu, and others]

#### Reminder

• Quiz 1 will be posted on Monday

#### Review: ISA

- What is ISA?
- Program execution model:
  - Compilation
  - Assembly & machine language
- Instruction execution model
  - Registers, memory, PC
  - Instruction execution
- ISA design goals
  - Programmability
  - · Performance/implementability
  - Compatibility
- Aspects of ISAs





CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

3

#### Review: Aspects of ISA

- Instruction length

   Next instruction: PC+length

   Instruction format

   Instruction encoding

   Write Output

   Next Insn

   Addressing modes
- Control transfers
  - How to find the next instruction
  - Branch
  - Jump

#### Today


- Basic concept of pipelining
- Single-cycle datapath vs. pipelined datapath
- Latency vs. throughput & performance
- Basic pipelining

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

5

## **Pipelining**

#### **Pipelining**



- Single-cycle datapaths
- Latency vs. throughput & performance
- Basic pipelining
- Data hazards
  - Bypassing
  - Load-use stalling
- Pipelined multi-cycle operations
- Control hazard
  - Branch prediction

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3


7

#### Main Concept

- Instructions (C++) broken down into finite set of assembly language instructions
- Instructions (start) executing sequentially
- Pipelining method speeds up sequential execution of these instructions
  - The next instruction can get started, while the previous one is still running




#### The eternal pipelining metaphor



#### Example

- You have a washer, dryer, and "folding robot"
  - Each takes 1 unit of time per load
- Assumptions
  - Washing takes 30 minutes, drying 60 minutes, and folding 15 min
- Questions
  - How long for one load in total?
  - How long for two loads of laundry?
  - How long for 100 loads of laundry?

#### **Answers**



- Now assume:
  - Washing takes 30 minutes, drying 60 minutes, and folding 15 min
  - How long for one load in total? 105 minutes
  - How long for two loads of laundry? 105 + 60 = **165 minutes**
  - How long for 100 loads of laundry? 105 + 60\*99 = 6045 min

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

11

#### **Pipelined Datapath**

#### Recall: Latency vs. Throughput

- Latency (execution time): time to finish a fixed task
- Throughput (bandwidth): number of tasks in fixed time
- Choose definition of performance that matches your goals
  - Scientific program? Latency, web server: throughput?

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

13

#### Latency vs. Throughput

insn0.fetch, dec, exec

Single-cycle insn1.fetch, dec, exec

- Single instruction latency
  - Doesn't matter: programs comprised of billions of instructions
  - Difficult to reduce anyway
- Goal is to make programs, not individual insns, go faster
  - Instruction throughput → program latency
  - Key: exploit Inter-insn Parallelism

#### **Pipelining**

	insn(	).fetch, dec,	exec				
Single-	cycle		insn0.fetch, dec, exec				
	insn0.fetch	insn0.dec	insn0.exec				
Pipelined		insn1.fetch	insn1.dec	insn1.exec			


- Important performance technique
  - Improves instruction throughput, not instruction latency
- How it works
  - When insn advances from stage 1 to 2, next insn enters at stage 1
  - Maintains illusion of sequential fetch/execute loop
  - Individual instruction takes the same number of stages
  - + But instructions enter and leave at a much faster rate

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

Fetch[PC] Decode Read Inputs Execute Write Output Next PC Memory I/O PC State Input Control Memory Registers Hierarchy ALU Output Core (aka CPU, Processor) I/O bus Memory bus

15

#### 5 Stage Pipeline: Inter-Insn Parallelism




- If single-cycle:
  - Time to execute each instruction is T<sub>singlecycle</sub>

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

17

#### 5 Stage Pipeline: Inter-Insn Parallelism




- **Pipelining:** cut datapath into N stages (here 5)
  - One insn in each stage in each cycle

 $\mathsf{T}_{\text{singlecycle}}$ 1 clock cycle 18

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

#### 5 Stage Pipeline: Inter-Insn Parallelism




- Pipelining: cut datapath into N stages (here 5)
- $\mathsf{T}_{\mathsf{singlecycle}}$

- One insn in each stage in each cycle
- + Clock period = MAX( $T_{insn-mem}$ ,  $T_{regfile}$ ,  $T_{ALU}$ ,  $T_{data-mem}$ )
- + Base CPI = 1: insn enters and leaves every cycle
  - Actual CPI > 1: pipeline must often "stall"
- Individual insn latency increases (pipeline overhead)


CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

19

#### 5 Stage Pipelined Datapath



- Five stage: Fetch, Decode, eXecute, Memory, Writeback
  - Nothing magical about 5 stages (Pentium 4 had 22 stages!)
- Latches (pipeline registers) named by stages they begin
  - PC, D, X, M, W




add \$3<-\$2,\$1

#### • 3 instructions


CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

21

#### Pipeline Example: Cycle 2




1w \$4,8(\$5) add \$3<-\$2,\$1




CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

23

#### Pipeline Example: Cycle 4




#### • 3 instructions




CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

25

#### Pipeline Example: Cycle 6





CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

27

#### Pipeline Diagram

- Pipeline diagram: shorthand for what we just saw
  - Across: cycles
  - Down: insns
  - Convention: e.g., X means 1w \$4,8 (\$5) finishes eXecute stage and writes into M latch at end of cycle 4

	1	2	3	4	5	6	7	8	9
add \$3<-\$2,\$1	F	D	Χ	М	W				
lw \$4,8(\$5)		F	D	X	М	W			
sw \$6,4(\$7)			F	D	Χ	М	W		

# Data Dependences, Pipeline Hazards, and Bypassing

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 3

29

#### Preview: Dependences and Hazards

- **Dependence**: relationship between two insns
  - **Data dep.**: two insns use same storage location
  - Control dep.: one insn affects whether another executes at all
  - **Enforced** by making older insn go before younger one
    - Happens naturally in single-cycle designs
    - But not in a pipeline!
- **Hazard**: dependence & possibility of wrong insn order
  - Stall: for order by keeping younger insn waiting in same stage
  - Hazards are a bad thing: stalls reduce performance