
CMPE 110: Computer Architecture

Week 4 Pipelining IV

Jishen Zhao (http://users.soe.ucsc.edu/~jzhao/)

[Adapted in part from Jose Renau, Mary Jane Irwin, Joe Devietti, Onur Mutlu, and others]

Pipelining




- Single-cycle datapaths vs. pipelined datapath
 - Basic pipelining: F, D, X, M, W
 - Base CPI = 1
 - Pipeline diagram (table)
- Data hazards
 - Stalling
 - Bypassing (forwarding)
- Structural hazards
 - Stalling
 - Add more hardware resources
- Multi-cycle operations
- Control hazards
 - Branch prediction


Review: Branch Speculation and Recovery

Speculation: D Χ addi r1,1⇒r3 Μ W bnez r3, targ F W D Χ М st r6**→**[r7+4] Χ Μ mul r8,r9→r10 D P0 Ρ1 P2 speculative

- Mis-speculation recovery: what to do on wrong guess
 - Not too painful in a short, in-order pipeline
 - Branch resolves in X
 - + Younger insns (in F, D) haven't changed permanent state
 - On next cycle, flush insns in D and X > 2 cycle overhead



Review: Dynamic Branch Prediction




- Dynamic branch prediction: hardware guesses outcome
 - Start fetching from guessed address
 - Flush on mis-prediction

When to perform branch prediction?

During Decode

- Look at instruction opcode to determine branch instructions
- Can calculate next PC from instruction (for PC-relative branches)
- One cycle "mis-fetch" penalty even if branch predictor is correct



During Fetch?


- How do we do that?
- · Branch predictor locates at F stage

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

5

Branch predictor

Where is branch predictor (BP)?




- Dynamic branch prediction: hardware guesses outcome
 - Start fetching from guessed address
 - Flush on mis-prediction

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

7

What's inside a branch predictor?

• BTB & branch direction predictor during fetch



- Step #1: is it a branch? BTB
- Step #2: is the branch taken or not taken? BHT
- Step #3: if the branch is taken, where does it go? BTB, RAS

One-bit history-based branch prediction


- Branch history table (BHT): simplest direction predictor
 - PC indexes table of bits (0 = N, 1 = T)
 - Essentially: branch will go same way it went last time
 - Problem: inner loop branch below
 for (i=0;i<100;i++)
 for (j=0;j<3;j++)
 // loop body</pre>
 - Two "built-in" mis-predictions per inner loop iteration
 - Branch predictor "changes its mind too quickly"
 - 6 wrong predictions

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

9


Two-bit history-based branch prediction

- Two-bit saturating counters (2bc) [Smith 1981]
 - Replace each single-bit prediction
 - (0,1,2,3) = (N,n,t,T)
 - Adds "hysteresis"
 - Force predictor to mis-predict twice before "changing its mind"
 - One misprediction each loop execution (rather than two)
 - + Fixes this pathology (which is not contrived, by the way)
 - Can we do even better?
 - 5 wrong predictions



Summary: inside a branch predictor?

• BTB & branch direction predictor during fetch




- Step #1: is it a branch? BTB
- Step #2: is the branch taken or not taken? BHT
- Step #3: if the branch is taken, where does it go? BTB, RAS

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

11

Summary of pipelining



- Single-cycle datapaths vs. pipelined datapath
 - Basic pipelining
- Data hazards
- Structural hazards
- Multi-cycle operations
- Control hazards
- Fine-grained multithreading

Any other methods on handling data and control hazards?

Do something else: fine-grained multithreading

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

13

Fine-Grained Multithreading

- Idea: Hardware has multiple thread contexts (hardware threads). Each cycle, fetch an instruction from a different thread. → the same pipeline, multiple threads
 - By the time the fetched branch instruction resolves, no instruction is fetched from the same thread
 - But...Branch instruction resolution latency can overlap with execution of other threads' instructions

Fine-Grained Multithreading

Thread 1 Thread 2 Other threads...

bne R3, R6, L3 add R10 - R5, R8 Has no dependency addi R1<- R1, #1 addi R10<- R10, #1

L3: add R1<- R2, R4

Fine-grained multithreading: Thread 1 $D \mid X \mid M$ Thread 1 W W D X M F D $X \mid M \mid W$ Thread 2 F D X M W **STALL** Thread 3 F D X M Even if MF forwarding: F M W Thread 4 D X $D \mid X \mid M \mid$ **STALL** D X M W Thread 1 D X M

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

Pros and cons

Advantages

- + No need for dependency checking between instructions (only one instruction in pipeline from a single thread)
- + No need for branch prediction logic
- + Otherwise-stall cycles used for executing useful instructions from different threads
- + Improved system throughput and pipeline utilization

Disadvantages


- Extra hardware complexity: multiple hardware contexts (PCs, register files, ...), thread selection logic
- Reduced single thread performance (one instruction fetched every N cycles from the same thread)
- Resource contention between threads in caches and memory
- Some dependency checking logic *between* threads remains (load/store)

CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

15

Hardware Multithreading

- Not the same as software multithreading!
- A hardware thread is a sequential stream of insns
 - could be a software thread or a single-threaded process



- Hardware Multithreading (MT)
 - Multiple hardware threads dynamically share a single pipeline
 - Replicate only per-thread structures: program counter & registers
 - Hardware interleaves instructions


CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

20

21


Hardware Multithreading

- Why use hw multithreading?
 - + Multithreading improves utilization and throughput
 - Single programs utilize <50% of pipeline (branch, cache miss)
 - allow insns from different hw threads in pipeline at once
 - Multithreading does not improve single-thread performance
 - Individual threads run as fast or even slower
 - Coarse-grain MT: switch on cache misses Why (will discuss later)?
 - Simultaneous MT: no explicit switching, fine-grain interleaving
 - Simultaneous multithreading (SMT): Issue multiple instructions from multiple threads in one cycle. The processor must be superscalar to do so.
 - Intel's "hyperthreading"



CMPE 110: Computer Architecture | Prof. Jishen Zhao | Week 4

Hardware Multithreading



CMPE 110: Compu 22