

MultiZone[™] Security Evaluation SDK

Xilinx A7 ARTY SiFive E31/E51 RISC-V Core

V1.01

Copyright Notice Copyright c 2018, Hex Five Security, Inc. All rights reserved. Information in this document is provided as is, with all faults. Hex Five Security expressly disclaims all warranties, representations and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchantability, fitness for a particular purpose and non-infringement. Hex Five Security does not assume any liability rising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

Hex Five Security reserves the right to make changes without further notice to any products herein.

Version	Date	Changes
1.0	Oct 26, 2018	Initial Release
1.,01	Oct 26, 2018	Minor formatting and typography errors

Contents

Introduction	4
Security through separation	4
RISC-V ISA Components Supporting Security Through Separation	4
RISC-V – the Most Secure Computing Environment Ever.	6
MultiZone Security – The First Trusted Execution Environment for RISC-V	6
MultiZone Security – The First Trusted Execution Environment for RISC-V	8
MultiZone Security Evaluation SDK - Demonstration Application	11
Operating the MultZone Security Evaluation SDK Demo Software	12
Common Elements of all Zones	15
Items of Note in Zone #1	15
Items of Note in Zone #2	17
Items of Note in Zone #3	19
SiFive E31 & E51 Cores on Xilinx A7 Arty Bringup Instructions	21
Quick Start	21
Detailed Startup Instructions – Freedom-e-sdk (Linux)	22
Detailed Startup Instructions – Freedom Studio	23
MultiZone Security API	26
MultiZone Security Configuration File Definition	29
MultiZone Configurator Command line Options	31
Errata - Known MultiZone Security Evaluation SDK Issues	31

Introduction

This technical note describes how to build and run a secure application using MultiZone Security – the first Trusted Execution Environment (TEE) for RISC-V. It demonstrates the best practices of security through separation using a standard SiFive 32 or 64 bit RISC-V (E31 or E51 respectively) core supporting the privileged extensions V1.10. This implementation demonstrates the core features of MultiZone Security including: MultiZone nanoKernel, InterZone messenger, MultiZone Configurator and MultiZone Signed Boot.

Security through separation

Security through separation of duties is a classic, time-tested approach to protecting computer systems and the data contained therein. Security is the policy principle for protecting an asset. Separation was historically associated with "air-gapped" systems not interconnected by a network. In the context of this document, separation is a technical mechanism used to implement and maintain security. Separation may entail the use of different physical devices or other means, such as memory mapping. By separating and restricting the availability and use of assets, security is enforced according to prescribed policy.

It is often said that the only secure system is one that is not connected to any other system — and even then an "air gapped" system might be compromised by non-traditional means (e.g. Stuxnet virus compromise on Iranian uranium enrichment centrifuges used in nuclear reactors). However, in a world where much value is ascribed to the interconnection of systems to create networks — so called Internet of Things (IoT), a physically and logically isolated system is not very interesting to most people. This application note focuses on systems that can retain their security attributes even when connected to open networks.

For a detailed overview of these concepts – review the prpl Foundation Security Guidance Report at https://prplfoundation.org/documents/

RISC-V ISA Components Supporting Security Through Separation

The RISC-V ISA contains several features or "hooks" which enable security through separation to be implemented without the use of additional hardware components:

- Multiple Levels of Privilege The RISC-V ISA defines four levels of privilege the highest being machine mode (M), the next is reserved, followed by Supervisor Mode (S) with the lowest being User mode (U).
- Physical Memory Attributes (PMA) and Physical Memory Protection (PMP) the RISC-V ISA includes a
 set of memory protection features in PMA and PMP which allow software operating in Machine Mode
 (M) to set limitations on the ranges of memory and memory mapped peripherals which can be accessed
 at lower levels of privilege.
- Trapping Functions Executions of invalid commands at S or U mode generate traps which can be
 intercepted at M mode and held or emulated back (Trap and Emulate) to the S or U mode code base by

software running at M mode.

RISC-V – the Most Secure Computing Environment Ever.

The goal of separation used for security purposes is to create and preserve a trusted execution environment for an embedded system. Separation is intended to prevent exploitable defects in one zone from propagating to adjacent zones, or to the physical platform as a whole. Failures that occur in one zone are limited to that zone. Of course, when an adversary has a greater level of access, the challenge grows to fend off attacks. The greatest level of access is full physical access to the host system. Secure separation allows an embedded system to process sensitive data securely on behalf of client applications, and to continue doing so if one of the zones is compromised. Separation also enables protection across and between all subsystems of a system-on-a-chip within a unified memory architecture. This means protection covers not only the CPU, but also graphics processors, audio and video processors, communications subsystems, and other subsystems of the chip.

The strategic goal of MultiZone Security is to achieve widespread adoption of trusted execution environments in RISC-V that are not limited to a single trusted computing domain, a single application environment, or to the CPU. With RISC-V we have the opportunity to make it the most Secure Computing Platform ever by proliferating these best practices to all applications rather than confining them to niche application where a regulatory framework demands a TEE.

MultiZone Security – The First Trusted Execution Environment for RISC-V

MultiZone Security implements a Trusted Execution Environment (TEE) using the hooks built into the standard RISC-V ISA. The objective is to enable system designers to implement a robust security environment without them having to be experts in security best practices or disrupt their development process or toolchain.

The design point for MultiZone Security is to separate sensitive functional blocks into independent zones and provide these zones with captive assets (ram, rom, i/o, interrupts) and communication with other zones via a secure InterZone messenger which uses no shared memory.

MultiZone Security differs from traditional TEEs in several key ways:

- Enables an unlimited number of equally secure zones no concept of secure vs. non-secure
- Imposes a negligible cost on performance and memory <1% of CPU cycles and <1kB of RAM
- Creates a signed boot structure by default
- Requires no modifications to existing code base
- Provides a high-performance API to securely delegate most privileged instructions
- Works with your existing toolchain and IDE i.e. Eclipse and GNU command line tools
- Is formally verifiable as the it is self-contained with no compiler or library dependencies

Typically an operating system or bare metal code would run one zone and key security functions are separated out into additional zones to prevent them from being compromised by the monolithic operating system code base

which is subject to frequent vulnerability discovery and patching.

MultiZone Security – The First Trusted Execution Environment for RISC-V

MultiZone Security allows developers to properly implement robust Trusted Execution Environment (TEE) through a simple and intuitive process:

- 1. Compile and link individual functional blocks for each zone using your existing IDE and toolchain (examples are provided with the Eclipse IDE and GNU command line tools
 - a. Optionally include the MultiZone header to access APIs from the nanoKernel such as sending and receiving messages between zones, registering interrupt handers and yielding the zone when there is no work to be done.
- 2. Assign resources to each Zone in the MultiZone Configuration file
 - a. Up to (6) ranges of physical Memory mapped resources per Zone ram, rom, i/o
 - i. Range 1 is for ROM the program counter points to this base address when the Zone starts
 - ii. Range 2 is typically used for RAM
 - iii. Range 3-6 are typically used peripherals
 - b. Define any combination of Read / Write / Execute policy for each individual range
 - i. ROM would normally have [R]ead and e[X]ecute privileges as fixed variables are loaded from rom along with code be executed
 - ii. RAM would normally have [R]ead and [W]rite privileges only
 - iii. Peripherals would normally have [R]ead only or [R]Read and [W]rite privileges
 - c. Range 1 and 2 may have any base address and any size that is a multiple of 4 Bytes; this is done as RAM is often the most scarce resource in a system and cannot be allocated efficiently pages at a time.
 - d. Range 3-6 need to be naturally aligned power of two (NAPOT) meaning the base address must be a multiple of the sizeInterrupts are assigned to each Zone PLIC and CLINT
 - e. The tick time for the preemptive scheduler is set this is the maximum time (in ms) a Zone operates before it is preempted by the scheduler, the Zone can release control earlier with use of a Yield() command. A setting of 0 ms disables the preemptive scheduler which means context switches between Zones only occur on Yield() commands (ie cooperative scheduling).

```
# Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved
# Kernel
tick = 10 \# ms
# Zone 1
mz1 fence = FENCE
mz11 base = 0x40410000; mz11 size = 64K; mz11 rwx = RX # FLASH
mz12 base = 0x80001000; mz12 size = 4K; mz12 rwx = RW # RAM
mz13 base = 0x20000000; mz13 size = 32; mz13 rwx = RW # UART
# Zone 2
mz2 irq = 11, 21, 22 # BTN0 BTN1 BTN2
mz21 base = 0x40420000; mz21 size = 64K; mz21 rwx = RX # FLASH
mz22 base = 0x80002000; mz22 size = 4K; mz22 rwx = RW # RAM
mz23 base = 0x0200BFF8; mz23 size = 8; mz23 rwx = RO # RTC
mz24 base = 0x20005000; mz24 size = 64; mz24 rwx = RW # PWM
mz25 base = 0x20002000; mz25 size = 64; mz25 rwx = RW # GPIO
mz26 base = 0x0C000000; mz26 size = 4M; mz26 rwx = RW # PLIC
# Zone 3
mz3 irq = 23 \# BTN3
mz31 base = 0x40430000; mz31 size = 64K; mz31 rwx = RX # FLASH
mz32 base = 0x80003000; mz32 size = 4K; mz32 rwx = RW # RAM
mz33 base = 0x0200BFF8; mz33 size =
                                    8; mz33 rwx = RO \# RTC
mz34 base = 0x20002000; mz34 size = 64; mz34 rwx = RW # GPIO
```

Fig. 1 This is the multizone.cfg used in the Evaluation SDK, you can find by opening the hexfive-multizone Project or Directory. It is hard coded in this evaluation version – meaning that changes to this file will not be reflected in the Configuration. In the licensed commercial version this configuration is updatable.

3. Run the MultiZone Configurator, a java-based command line utility, to merge the Zone binaries, configure the nanoKernel using the Configuration File and deliver a signed binary that can be uploaded to the flash memory of the target RISC-V device.




Figure. 2 MultiZone Configurator flow showing (3) pre-compiled and linked Zone binaries coming together with the multizone.cfg file into a signed target firmware image (HEX).

It is possible to overlap memory regions in order to share resources (as you can see from the real time clock shared between Zone 2 and 3 in Fig. 1. In this case it is a read-only resource, thus it does not increase the attack surface of these zones. Sharing writeable resources is allowed, but can undermine the separation model of the TEE so this practice is not recommended.

MultiZone Security Evaluation SDK - Demonstration Application

This describes the demonstration application included with the MultiZone Security Evaluation SDK.

The system architecture is comprised of three separate bare-metal applications, each running in its own zone. The MultiZone nanoKernel enforces hardware-level separation of CPU and memory-mapped resources, policy-based access to I/O peripherals, and user mode execution of interrupt handlers. The InterZone Messenger provides secure communications across the three zones.

MultiZone[™] Security Application




Fig. 3. Demonstration Application shipped with the MultiZone Security Evaluation SDK consisting of (3) bare metal applications each running in independent Zones with separate resources and code running in user mode.


Zone #1 connects to the host PC via UART over USB at 115,200 baud 8N1. Operating in Zone 1 is an ANSI terminal application which presents the user with a command line interface to send and receive messages from other zones, exercise the assets assigned to Zone 1, challenge the enforcement capabilities of the nanoKernel with discrete load, store and exec commands, displays kernel performance statistics, and demonstrate cooperative behavior by yielding the execution context to the other zones.

Zone #2 is a slightly modified version of the SiFive coreplexip_welcome demo which uses the realtime clock and PWM peripheral to drive LED LD1 through the rgb color pallet. It also has three CLINT interrupts mapped to buttons (BTN0, 1, 2) which cause LED LD1 to change color for 5 seconds and send a message back to Zone 1 using the InterZone messenger.

Zone #3 causes the GPIO connected LED LD0 to flash once per second, the color of flash can be rotated by pressing BTN3, mapped to a PLIC interrupt, or by sending messages from zone 1. It will also respond to a "ping" message sent by zone 1 with a "pong" response.

Operating the MultZone Security Evaluation SDK Demo Software

1. Press Enter on the window to get a list of commands that you can issue to Zone 1:



2. You may issue discrete load, store and exec commands inside Zone 1 to test the memory protection provided by MultiZone Security as noted in table below. The memory map is available by expanding the hexfive-multizone Project and double clicking multizone.cfg. As noted earlier, the zone configuration is locked in the Evaluation version of MultiZone Security, thus edits to this file will not have any effect.

```
# Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved
# Kernel
tick = 10 \# ms
# Zone 1
mz1 fence = FENCE
mz11 base = 0x40410000; mz11 size = 64K; mz11 rwx = RX # FLASH
mz12 base = 0x80001000; mz12 size = 4K; mz12 rwx = RW # RAM
mz13 base = 0x20000000; mz13 size = 32; mz13 rwx = RW # UART
# Zone 2
mz2 irq = 11, 21, 22 \# BTN0 BTN1 BTN2
mz21 base = 0x40420000; mz21 size = 64K; mz21 rwx = RX # FLASH
mz22 base = 0x80002000; mz22 size = 4K; mz22 rwx = RW # RAM
mz23 base = 0x0200BFF8; mz23 size = 8; mz23 rwx = RO # RTC
mz24 base = 0x20005000; mz24 size = 64; mz24 rwx = RW # PWM
mz25 base = 0x20002000; mz25 size = 64; mz25 rwx = RW # GPIO
mz26 base = 0x0C000000; mz26 size = 4M; mz26 rwx = RW # PLIC
# Zone 3
mz3 irq = 23 \# BTN3
mz31 base = 0x40430000; mz31 size = 64K; mz31 rwx = RX # FLASH
mz32 base = 0x80003000; mz32 size = 4K; mz32 rwx = RW # RAM
mz33 base = 0x0200BFF8; mz33 size =
                                     8; mz33 rwx = RO \# RTC
mz34 base = 0x20002000; mz34 size = 64; mz34 rwx = RW # GPIO
```

The available command format and syntax for the Zone 1 terminal is:

Command	Syntax and function	Example
load	load [address] – where address is a physical memory address without the 0x header	Z1> load 80001000 [within the zone 1 memory map] 0x80001000 : 0x0c
	Completes a byte load from the address listed, if the address is not within the Zone 1 memory map it will return an exception	Z1> load 80000FFF [this is outside the zone 1 memory map] Load access fault: 0x00000005 0x80000fff 0x4041020e 0x80000fff: 0x00 The format of a load address fault is: [Fault type] [Attempted address] [code location attempting to execute]
store	Store [address] [value] – where address is a physical memory address without the Ox; value is a byte (eg aa), a half-word (eg aabb) or a word (eg aabbccdd)	Z1> store 80001000 aabbccdd 0x80001000 : 0xaabbccdd Z1> store 80001001 aabb [misaligned] Store/AMO address misaligned : 0x00000006 0x80001001
	When storing a byte, the byte store instruction is used and no alignment is required; when storing a half word the half-word store instruction is used and alignment must be to a half word, when storing a word, the word store instruction is used and alignment must be to the word.	0x4041027a 0x80001001 : 0xaabb Z1 > store 8000FFE aabb [outside address range] Store access fault : 0x00000007 0x08000ffe 0x4041027a 0x08000ffe : 0xaabb
exec	Exec [address] – where the address is a physical memory address without the 0x header. This is equivalent to a jump command.	Z1> exec 40410000 [starting rom address] [causes Zone 1 to reboot] Z1> exec 40410004 [one word into starting rom address] This is a valid address, but is not a valid starting location for a program thus is causes Zone 1 to hang. recover by pressing RESET button Z1> exec 80001000 [ram does not exec execute privilege]
send	send [Zone #] message Sends a message to another zone – in this Evaluation SDK, zone 1 and zone 3 are actively listening for messages and will respond to the examples shown.	Instruction access fault: 0x00000001 0x80001000 0x404102b0 Z1> send 3 r b g changes the color of LED LD0 to red, blue or green respectively Z1> send 3 ping Zone 3 will respond with a pong Z3 > pong
recv	recv [Zone #] checks the incoming mailbox from the specified zone.	In the demo application you can send yourself a message, it will convert the first character of what you send to ASCII: Z1> send 1 d Z1> recv 1 msg: 0x00000064 0x00000000 0x00000000 0x00000000

Command	Syntax and function	Example
yield	yield – releases context from zone 1 and measures the amount of elapsed time (in us) until context returns to zone 1.	Z1> yield yield: elapsed time 17us The nanoKernel has a 10ms tick period, but other zones are yielding their time as well until they have critical work to do, thus you measuring the minimum context switch time through (3) zones on the 65MHz Arty board.
stats	Stats – completes a set of 11 yield commands, measures can calculates context switch time in cycles and us	21> stats 1354 cycles in 20 us 1091 cycles in 16 us 1234 cycles in 18 us 1085 cycles in 16 us 1223 cycles in 18 us 1088 cycles in 16 us 1222 cycles in 18 us 1318 cycles in 20 us 1223 cycles in 18 us 1318 cycles in 18 us 1085 cycles in 18 us 1085 cycles in 16 us 1227 cycles in 18 us 1085 cycles in 16 us 1227 cycles in 18 us
reboot	reboot – jumps to the starting flash address of zone 1 to reboot zone 1, equivalent to issuing exec 40410000	ctx sw time min/med/max = 3/3/3 us Z1> reboot Hex Five MultiZone(TM) Security v.0.1.0 Copyright (C) 2018 Hex Five Security Inc. All Rights Reserved This version of MultiZone(TM) is meant for evaluation purposes only. As such, use of this software is governed by your Evaluation License. There may be other functional limitations as described in the evaluation kit documentation. The full version of the software does not have these restrictions. Machine ISA: 0x00101105 RV64 ACIMU Vendor: 0x00000000 Unknown Architecture: 0x000000000 Implementation: 0x000000000 Hart ID: 0x000000000

Common Elements of all Zones

In this demonstration application, all zones take advantage of the Multizone library by including libhexfive.h in main.c – this provides access to the MultiZone APIs (see MultiZone API section for more detail)

```
/* Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved */
#include <fcntl.h>
. . .
#include <libhexfive.h>
```

Items of Note in Zone #1

One of the features of Zone 1 is to enable command line testing of the PMA and PMP functions, when invalid accesses are issued these generate exceptions that are trapped in the nanoKernal. The Zone may register an exception handler to provide feedback to the user:

```
void trap_0x5_handler(void) __attribute__((interrupt("user")));
void trap_0x5_handler(void) {
    int msg[4]={0,0,0,0};
    ECALL_RECV(1, msg);
    printf("Load access fault : 0x%08x 0x%08x 0x%08x \n", msg[0], msg[1],
msg[2]);
}
```

The definition of these exceptions is shown in the RISC-V Privileged Architectures V1.1, Table 3.6.

You can register an exception handler against multiple exceptions; however in this case as the output text is different using different exception handlers for each is a more performant solution.

Calls to privileged functions can be done in two ways as shown in the example that reads the ISA ID register. They can either be made directly as a privileged call as they would in an application running in machine mode or then can be made using on of the MultiZone APIs (commented out in this example). In the privileged call case, the call is trapped by the nanoKernel, validated, executed and emulated back to the Zone. This works, but is less performant than simply using the MultiZone API call.

```
// -----
void print_cpu_info(void) {
// -----

// misa
uint64_t misa = 0x0; asm ( "csrr %0, misa" : "=r"(misa) );
//const uint64_t misa = ECALL_CSRR_MISA();
```

To interact with the user, Zone 1 runs a simple loop which performs the following functions:

- a. Checks the UART and manages cursor, backspace and other commands
- b. Checks for incoming messages from Zone 3 and prints them

```
// poll & print incoming messages
int msg[4]={0,0,0,0};

ECALL_RECV(3, msg);

if (msg[0]) {
    write(1, "\e7", 2); // save curs pos
    write(1, "\e[2K", 4); // 2K clear entire line - cur pos dosn't change

    switch (msg[0]) {
        case 1 : write(1, "\rz3 > USB DEVICE ATTACH VID=0x1267 PID=0x0000\r\n",

47); break;
        case 2 : write(1, "\rz3 > USB DEVICE DETACH\r\n", 25); break;
        case 331 : write(1, "\rz3 > CLINT IRQ 23 [BTN3]\r\n", 27); break;
        case 'p' : write(1, "\rz3 > pong\r\n", 12); break;
        default : write(1, "\rz3 > ???\r\n", 11); break;
}
```

Checks for incoming messages from Zone 2 and prints them

```
ECALL_RECV(2, msg);
if (msg[0]) {

    write(1, "\e7", 2); // save curs pos
    write(1, "\e[2K", 4); // 2K clear entire line - cur pos dosn't change
    switch (msg[0]) {
    case 201 : write(1, "\rz2 > PLIC IRQ 11 [BTN0]\r\n", 27); break;
    case 211 : write(1, "\rz2 > CLINT IRQ 21 [BTN1]\r\n", 27); break;
    case 221 : write(1, "\rz2 > CLINT IRQ 22 [BTN2]\r\n", 27); break;
    default : write(1, "\rz2 > ???\r\n", 11); break;
}
```

Yields context to the next Zone (in this case Zone 2)

```
ECALL_YIELD();
```

In main() two test options are shown and commented out

The first one simulates a locked up Zone and forces the nanoKernal to preempt Zone 1 and force a context switch based on the defined tick time (10ms).

The second one immediately yields Zone 1 and allows for measurement of context switching performance.

```
int main (void) {
// -----
//volatile int w=0; while(1) {w++;}
//while(1) ECALL_YIELD();
```

Next the exception handlers are registered using MultiZone APIs

```
ECALL_TRP_VECT(0x0, trap_0x0_handler); // 0x0 Instruction address misaligned
ECALL_TRP_VECT(0x1, trap_0x1_handler); // 0x1 Instruction access fault
ECALL_TRP_VECT(0x2, trap_0x2_handler); // 0x2 Illegal Instruction
ECALL_TRP_VECT(0x4, trap_0x4_handler); // 0x4 Load address misaligned
ECALL_TRP_VECT(0x5, trap_0x5_handler); // 0x5 Load access fault
ECALL_TRP_VECT(0x6, trap_0x6_handler); // 0x6 Store/AMO address misaligned
ECALL_TRP_VECT(0x7, trap_0x7_handler); // 0x7 Store access fault
```

The elapsed cycles time for a yield relies on reading MCYCLE which is a privileged register – it is shown in two different methods – via the MultiZone API and via a direct ASM call which is commented out

```
} else if (tk1 != NULL && strcmp(tk1, "yield")==0) {
      const int MHZ = 64995; //64952; // 64951956
      //const uint64 t C0 = ECALL CSRR MCYCLE();
      const uint64 t C1 = ECALL CSRR MCYCLE();
      ECALL YIELD();
      const uint64 t C2 = ECALL CSRR MCYCLE();
      const int C = (C2-C1)*1000/MHZ;
      uint32 t r1, r2, r3, r4;
      asm ("li a0, 6; ecall; mv %0, a1; mv %1, a0;" // ECALL CSRR MCYCLE()
                                                     " // ECALL YIELD();
             "li a0, 0; ecall;
             "li a0, 6; ecall; mv %2, a1; mv %3, a0;" // ECALL CSRR ....
            : "=r"(r1), "=r"(r2), "=r"(r3), "=r"(r4)::"a0", "a1");
      const uint64 t C1 = (uint64 t)r1 << 32 | r2;
      const uint64 t C2 = (uint64 t)r3 << 32 | r4;
      const int C = (C2-C1-(C1-C0))*1000/MHZ;
*/
```

Items of Note in Zone #2

Zone 2 is design to show how an existing application – in this case the SiFive corplexip_welcome code can be dropped into a zone without modification and simply run in user mode and by trapping an emulating necessary privileged instructions.

The first item of note is that the UART functionality from the coreplexip_welcome code has a UART defined and interacts with it. In the MultiZone Configuration, the UART peripheral is not assigned to Zone 2, thus these command generate exceptions; since there is no handler registered in Zone 2 for these exceptions, they end up doing nothing.

The first three buttons are tied to local interrupts which cause LED LD1 to change color for 5 seconds. This code shows how to create a user mode interrupt handler, then in main() how to register that handler against a specific interrupt. You can also see how Zone2 sends a message to Zone 1 in the interrupt handler.

```
/*configures Button1 as a local interrupt*/
void b1_irq_init() {
    //dissable hw io function
    GPIO_REG(GPIO_IOF_EN ) &= ~(1 << BUTTON_1_OFFSET);

    //set to input
    GPIO_REG(GPIO_INPUT_EN) |= (1<<BUTTON_1_OFFSET);
    GPIO_REG(GPIO_PULLUP_EN) |= (1<<BUTTON_1_OFFSET);

    //set to interrupt on rising edge
    GPIO_REG(GPIO_RISE_IE) |= (1<<BUTTON_1_OFFSET);

    //enable the interrupt
    ECALL_IRQ_VECT(16+LOCAL_INT_BTN_1, button_1_handler); // set_csr....
}</pre>
```

The interrupt service routine in this case stalls for 5 seconds (which is obviously not a typical design point), but illustrates how an ISR can be pre-empted by another interrupt. If button_0_handler is operating and b1 is pressed, button_0_handler is pushed onto the stack inside the zone and button_1_handler executes; once button_1_handler is complete, button_0_handler finishes then Zone 2 returns to its normal operation — wherever the program counter was pointed to prior to the button_0 being pressed.

Items of Note in Zone #3

Zone 3 implements an interrupt handler for button 3 that rotates the color of the flashing LED LD0 from Green to Blue to Red. This is very similar to the interrupt handler in Zone 2.

However, Zone 3 is also able to receive messages from Zone 1 to change the LED color and shows an implementation of this functionality. Messages are of fixed size and each zone has a separate inbox for every other Zone. Thus Zone 3 is ONLY listening to Zone 1, there is no way for Zone 1 to overflow the message buffer or send messages that could cause harm to Zone 3 because Zone 3 only responds to specific messages:

- R change LED to RED
- G change LED to Green
- B change LED to blue
- Anything else send a message to Zone 1 with "Pong"

```
while(1){
            GPIO REG(GPIO OUTPUT VAL) ^= (0x1 << led);
            const uint64 t timeout = ECALL CSRR MTIME() +
(GPIO REG(GPIO OUTPUT VAL) & (0x1 << led) ? 50: 950) * 32768/1000;
            while (ECALL CSRR MTIME() < timeout) {
                  int msg[4] = \{0,0,0,0\}; ECALL_RECV(1, msg);
                  if (msg[0]){
                        switch (msg[0]) {
                        case 'r': led = RED LED OFFSET; break;
                        case 'g': led = GREEN LED OFFSET; break;
                        case 'b': led = BLUE LED OFFSET; break;
                        default: ECALL SEND(1, msg); break; // echo
                        }
                  }
                  ECALL YIELD();
} // While (1)
```

SiFive E31 & E51 Cores on Xilinx A7 Arty Bringup Instructions

Quick Start

Pre-requisites for using this Quickstart

- Follow SiFive Freedom E310 Arty FPGA Dev Kit Getting Started Guide
- Upload one of the following bitstreams to the FPGA
 - SiFive E31 Core v3p0 (RISC-V RV32ACIMU)
 - SiFive E51 Core v3p0 (RISC-V RV64ACIMU)
- Get the hardware up and running and able to import, build, upload and debug the SiFIve coreplexip welcome project

MultiZone Quickstart - Freedom Studio (Eclipse) for Windows and Linux

- 1. Download and import the multizone-freedomstudio project https://github.com/hex-five/multizone-freedomstudio
- 2. File > Import > General > Existing Projects into Workspace
 - a. select archive file MultiZone.zip
 - b. select and import all four projects:
 - i. hexfive-multizone
 - ii. hexfive-zone1
 - iii. hexfive-zone2
 - iv. hexfive-zone3
- 3. Windows user: add '.exe' to external tool configuration for multizone RV32 and multizone RV64
 - a. Run > External Tools > External Tool Configurations
 - b. Edit Main > Location \${eclipse home}../jre/bin/java.exe
- 4. To build & upload sample as is:
 - a. Select projects: hexfive-zone1, hexfive-zone2, hexfive-zone3 > Right click > Clean
 - b. Click Build dropdown > Select either RV32 or RV64 for E31 or E51)
 - i. Builds the zone binaries
 - c. Click Run External Drop Down, select RV32 or RV64
 - i. Runs the Configurator to merge Zone Binaries into a signed HEX file
 - d. Click Run or Debug, select RV32 or RV64
 - i. Uploads the HEX file via JTAG and starts it Running or Debugging

Detailed Startup Instructions – Freedom-e-sdk (Linux)

Installation

Prerequisites:

- https://github.com/sifive/freedom-e-sdk (see relative install notes)
- java jre 1.8

git clone https://github.com/hex-five/multizone-freedom-e-sdk.git

- rename folder multizone-freedom-e-sdk to multizone_security
- move folder multizone_security to ~/freedom-e-sdk/software/multizone_security

Usage

cd ~/freedom-e-sdk

- to clean: make clean PROGRAM=multizone_security BOARD=coreplexip-e31-arty
- to build: make software PROGRAM=multizone_security BOARD=coreplexip-e31-arty
- to upload & run: make upload PROGRAM=multizone_security BOARD=coreplexip-e31-arty
- to debug: open two terminal sessions:
- session 1: make run_openocd BOARD=coreplexip-e31-arty
- session 2: make run_gdb PROGRAM=multizone_security BOARD=coreplexip-e31-arty

```
(gdb) add-symbol-file ./software/multizone_security/zone1/zone1.elf 0x40410000
(gdb) break main
(gdb) info local
(gdb) ctrl-c
(gdb) continue
```

Notes

- to debug zone2: (gdb) add-symbol-file ./software/multizone security/zone2/zone2.elf 0x40420000
- to debug zone3: (gdb) add-symbol-file ./software/multizone_security/zone3/zone3.elf 0x40430000

Ubuntu 18.04:

The prebuilt toolchain provided by SiFive doesn't work with Ubuntu 18.04. You can either build the one included in the repo (approx 20 minutes build time) or point to the one packaged with FreedomStudio. Then make sure the environment points to these folders:

```
export RISCV_PATH=/home/hexfive/riscv64-unknown-elf-gcc-20180928-x86_64-linux-centos6
export RISCV_OPENOCD_PATH=/home/hexfive/riscv-openocd-20180928-x86_64-linux-centos6
```

If java is not installed in your system:

```
sudo apt install openjdk-8-jre-headless
```


Detailed Startup Instructions – Freedom Studio


Pre-requisites for using this startup workflow

- Follow SiFive Freedom E310 Arty FPGA Dev Kit Getting Started Guide
- Upload one of the following bitstreams to the FPGA
 - SiFive E31 Core v3p0 (RISC-V RV32ACIMU)
 - SiFive E51 Core v3p0 (RISC-V RV64ACIMU)
- Get the hardware up and running and able to import, build, upload and debug the SiFIve coreplexip_welcome project


MultiZone Startup Instructions - Freedom Studio (Eclipse) for Windows and Linux


- 1. Download and import the multizone-freedomstudio project https://github.com/hex-five/multizone-freedomstudio
- 2. File > Import > General > Existing Projects into Workspace
 - a. select archive file MultiZone.zip
 - b. select and import all four projects:
 - i. hexfive-multizone
 - ii. hexfive-zone1
 - iii. hexfive-zone2
 - iv. hexfive-zone3





- 3. Windows user: add '.exe' to external tool configuration for multizone RV32 and multizone RV64
 - a. Run > External Tools > External Tool Configurations
 - b. Edit Main > Location \${eclipse_home}../jre/bin/java.exe
 - i. Make this change for both the multizone.RV32 and multizone.RV64 entries
 - ii. This is requires as the same repository supports both Linux and Windows; this is the only difference that could not be abstracted






- 4. Build Process involves (5) steps all shown as Icons on the Icon Bar
 - a. Make a change to a project file (in this case main.c)
 - b. Save Changes -> Disk Icon
 - c. Build Zone Files -> Hammer Icon
 - i. This compiles and links the zone files to produce HEX files for each Zone
 - d. Run Configurator -> Run Icon with Red Toolbox
 - i. This creates a signed HEX file by merging the zone HEX files with the configured nanoKernel
 - e. Upload (Run or Debug) -> Run Icon or Debug Icon
 - i. This uploads the signed HEX file to the target and starts it running

The first time you do each action with a dropdown arrow, you need to select RV32 or RV64 for the E31 or E51 core accordingly. Subsequently you can just click the icon.

⇔ wsFreedomStudio - hexfive-zone1/main.c - Freedom Studio

5. Open a terminal program to access the Zone 1 Terminal: 115200 baud 8N1, VT100



MultiZone Security API

If you expand the hexfive-multizone project and double click on libhexfive.h you will see the API that is available to each Zone.

```
/* Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved */
#include <unistd.h>
#ifndef LIBHEXFIVE H
#define LIBHEXFIVE H
void ECALL YIELD();
void ECALL SEND(int, void *);
void ECALL RECV(int, void *);
void ECALL TRP VECT(int, void *);
void ECALL IRQ VECT(int, void *);
uint64 t ECALL CSRR MTIME();
uint64 t ECALL CSRR MCYCLE();
uint64 t ECALL_CSRR_MINSTR();
uint64 t ECALL CSRR MHPMC3();
uint64 t ECALL CSRR MHPMC4();
uint64 t ECALL CSRR MISA();
uint64 t ECALL CSRR MVENDID();
uint64 t ECALL CSRR MARCHID();
uint64_t ECALL_CSRR_MIMPID();
uint64 t ECALL CSRR MHARTID();
#endif /* LIBHEXFIVE H */
```

The design point of the API is to be minimalist, additional services can be built into Zones as needed.

MultiZone Security is capable of operating code designed for M-mode natively using a trap and emulate structure, when a zone attempts to execute a privledged instruction the nanoKernel will intercept it and, if it is allowed, will emulate and return the value to the zone. However, this results in a performance penalty and thus is not the recommended approach for system design.

In the hexfive-zone1/main.c – examples of trap and emulate and ecalls are both shown on rows 71 and 72 for the same function:

```
uint64_t misa = 0x0; asm ( "csrr %0, misa" : "=r"(misa) );
//const uint64_t misa = ECALL_CSRR_MISA();
```

In the first example, an misa read is directly executed which will cause an exception that is trapped an emulated by the nanoKernel.

In the second example (commented out), the ECALL_CSRR_MISA(); API is used to read MISA with a materially lower performance impact.

Function	Syntax and function	Example
ECALL_YIELD	ECALL_YIELD(); Indicates to the nanoKernel scheduler that the Zone has nothing pressing to do and causes the nanoKernel to	In the case of a three zone implementation with a tick time of 10ms, the maximum time to come back to context
	immediately move to the next Zone in context.	is 20ms, faster if the other zones Yield as well.
ECALL_SEND	ECALL_SEND([Zone #], [0-3][Int]); Send transmits a message from the current zone to the [Zone #]; the message size is an array of [4] integers and the nanoKernel manages transmission with no shared memory.	ECALL_SEND(1, {201, 0, 0, 0}); Sends an array to Zone 1 of {201, 0, 0, 0}
ECALL_RECV	ECALL_RECV[Zone #], [0-3][int]); Checks the mailbox of the current Zone for a message from the listed Zone #, if a message exists it copies it to the array structure provided.	<pre>int msg[4]={0,0,0,0}; ECALL_RECV(1, msg); If a message exists in the mailbox from zone 1, it copies it to msg, otherwise msg value is unchanged.</pre>
ECALL_TRP_VECT	ECALL_TRP_VECT([Exception Code], [Trap Handler]) Registers a handler against a trap generated by anauthorized instructions; the TRAP #s are defined in the RISC-V Privileged Architectures definition V1.1, Table 3.6 Interrupt 0 types. https://riscv.org/specifications/privileged-cisa/	ECALL_TRP_VECT(0x0, trap_0x0_handler); Where trap_0x0_handler is registered at the User level of privilege with: Void trap_0x0_handler(void)attribute((interrupt("user"))); void trap_0x0_handler(void){ // Your handler code here }
ECALL_IRQ_VECT	ECALL_IRQ_VECT([Interrupt #], [Trap Handler]) Registers a handler for an interrupt that has been assigned to a Zone in the multizone.cfg file. When an interrupt occurs, the nanoKernel will immediately pull the zone assigned to that interrupt into context and execute the registered interrupt handler.	ECALL_IRQ_VECT(11, button_0_handler); Where button_0_handler is a registered at the user level of privilege with: void button_1_handler(void)attribute((interrupt("user"))); void button_1_handler(void){ // interrupt handler here }
ECALL_CSRR_MTIME();	Returns MTIME to a variable in a zone, MTIME is a privileged registered normally only available in M mode.	Int64 mtime = ECALL_CSRR_MTIME();
ECALL_CSRR_MCYCLE();	Returns MCYCLE to a variable in a zone, MCYCLE is a privileged registered normally only available in M mode.	Int64 mcycle = ECALL_CSRR_MCYCLE();
ECALL_CSRR_MINSTR();	Returns MINSTR to a variable in a zone, MINSTR is a privileged registered normally only available in M mode.	Int64 minstr = ECALL_CSRR_MINSTR();
ECALL_CSRR_MHPMC3();	Returns MHPMC3 to a variable in a zone, MHPMC3 is a privileged registered normally only available in M	Int64 mhpmc3 = ECALL_CSRR_MHPMC3();

	mode.	
ECALL_CSRR_MHPMC4();	Returns MHPMC4 to a variable in a zone, MHPMC4 is a privileged registered normally only available in M mode.	Int64 mhpmc3 = ECALL_CSRR_MHPMC4();
ECALL_CSRR_MISA();	Returns MISA to a variable in a zone, MISA is a privileged registered normally only available in M mode.	Int64 misa = ECALL_CSRR_MISA();
ECALL_CSRR_MVENDID();	Returns MVENDID to a variable in a zone, MVENDID is a privileged registered normally only available in M mode.	Int64 misa = ECALL_CSRR_MVENDID();
ECALL_CSRR_MARCHID();	Returns MARCHID to a variable in a zone, MARCHID is a privileged registered normally only available in M mode.	Int64 marchid = ECALL_CSRR_MARCHID();
ECALL_CSRR_MIMPID();	Returns MIMPID to a variable in a zone, MIMPID is a privileged registered normally only available in M mode.	Int64 mimpid = ECALL_CSRR_ MIMPID ();
ECALL_CSRR_MHARTID();	Returns MHARTID to a variable in a zone, MHARTID is a privileged registered normally only available in M mode.	Int64 mhardid = ECALL_CSRR_ MHARTID ();

MultiZone Security Configuration File Definition

The configuration file for the evaluation version of MultiZone Security is shown below, it is presented for your reference but the configuration of the evaluation version of MultiZone Security is locked, thus changes to this file have no effect. Program code operating in each zone is fully modifiable and debuggable inside the zone constraints definitions shown below.

```
# Copyright(C) 2018 Hex Five Security, Inc. - All Rights Reserved
# Kernel
tick = 10 \# ms
# Zone 1
mz1 fence = FENCE
mz11 base = 0x40410000; mz11 size = 64K; mz11_rwx = RX # FLASH
mz12 base = 0x80001000; mz12 size = 4K; mz12 rwx = RW # RAM
mz13 base = 0x20000000; mz13 size = 32; mz13 rwx = RW # UART
# Zone 2
mz2 irq = 11, 21, 22 # BTN0 BTN1 BTN2
mz21 base = 0x40420000; mz21 size = 64K; mz21 rwx = RX # FLASH
mz22 base = 0x80002000; mz22 size = 4K; mz22 rwx = RW # RAM
mz23 base = 0x0200BFF8; mz23 size = 8; mz23 rwx = RO # RTC
mz24_base = 0x20005000; mz24_size = 64; mz24_rwx = RW # PWM
mz25 base = 0x20002000; mz25 size = 64; mz25 rwx = RW # GPIO
mz26 base = 0x0C000000; mz26 size = 4M; mz26 rwx = RW # PLIC
# Zone 3
mz3 irq = 23 \# BTN3
mz31 base = 0x40430000; mz31 size = 64K; mz31 rwx = RX # FLASH
mz32 base = 0x80003000; mz32 size = 4K; mz32 rwx = RW # RAM
mz33 base = 0x0200BFF8; mz33 size = 8; mz33 rwx = RO # RTC
mz34 base = 0x20002000; mz34 size = 64; mz34 rwx = RW # GPIO
```

The MultiZone configuration can be read as:

Kernel

	Definition
tick	tick is the maximum time in ms a Zone may stay in context before the nanoKernel preemptively switches to the next Zone in a round robin manner. The value zero switches to cooperative behavior whereas context switch happens only in response to ECALL_YIELD().
mzx_fence	FENCE – this determines whether fencing is enabled when this zone comes into and leaves context. If no mzx_fence parameter is present, then fencing is disabled by default.
	The purpose of FENCE commands is to allow the processor to synchronize the thread and the cache to prior to changing context. If FENCE is turned on, a FENCE and FENCE.I command is issued prior to bring that Zone into context and prior to having that zone leave context. There is a core dependent performance penalty for this instruction that can be material, however in the SiFive E31 and E51 implementation this penalty is negligible.
mzx_irq	Interrupt mapping – all interrupts are received by the nanoKernel and, if mapped to a Zone cause that zone to immediately come into context, if it is not already in context, and the assigned interrupt handler to execute upon policy verification.
	Arguments are: mzx_irq = [interrupt numbers assigned to zone, separated with a comma]
mzx1_base	Each zone has (6) available ranges of memory, including mapped peripherals, that can be uniquely assigned to that zone.
	 mzx1 is for ROM; size that is a multiple of 4 Bytes, base address that is aligned to 4B boundary; when the Zone begins the program counter points to this base address; generally permissions should be RX so that fixed variable loads can also be done from ROM.
	 mzx2 is for RAM; size that is a multiple of 4 Bytes, base address that is aligned to 4B boundary; generally permissions would be RW as code is typically not executed from RAM.
	 mzx3-6 are for other memory mapped peripherals – base address must be a multiple of the size (NAPOT)
l	Arguments are: [where x is a number from 1-6]:
1	mzx1_base = [physical base address]
	mzx1_size = [It parses byte, K or M] mzx1_rwx = any combination of [RWX] – defines memory range permissions Read, Write and Execute

MultiZone Configurator Command line Options

The MultiZone Configurator is invoked automatically when you click the Run External Icon in Eclipse, however it can be operated from a command line as well.

It ships as a java runtime for platform independence:

Errata - Known MultiZone Security Evaluation SDK Issues

Issue

Compatibility with SiFive 'C' compiler optimizations – the bundled version of the SiFive 'C' compiler generates an internal error if optimizations are turned on when compiling core tagged as "user" privilege level.

Work Around

Optimizations have been disabled in the script files shipped with the MultiZone Security Evaluation SDK. There is no indication that this results in any reduction in performance or increase in code size.