




Status VS VMMID



Baseline




Baseline




Baseline vs VMMId


Entries			150272
64	128	0	0
1964	147807	309	
0	0	0	0




Baseline, mV




Baseline vs tempreture




Bline pos (delay 2 ms) vs Bline neg (delay 0 ms) - not failed




PDO mean L0 negative (all VMM)




PDO entries mean L0 negative




TDO mean L0 negative (all VMM)




TDO entries mean L0 negative




PDO mean L0 positive (all VMM)




PDO entries mean L0 positive




TDO mean L0 positive (all VMM)




TDO entries mean L0 positive




DDO mean negative (all VMM)




DDO mean positive (all VMM)




VDD L0 negative




VDD L0 positive




VDDP L0 negative




VDDP L0 positive




VDDD L0 negative




VDDD L0 positive




VDAD L0 negative




VDAD L0 positive




Current VDD L0 neg




Current VDD L0 pos




Current VDDP L0 neg




Current VDDP L0 pos




Current VDDD L0 neg




Current VDDD L0 pos




Current VDAD L0 neg




Current VDAD L0 pos




Sum current L0 negative




Sum current L0 positive




Number of channels with bad ART negative (zero means no defects channels in chip)




ART negative entries




VMMId with bad ART negative (zero means no defects channels in chip)




count Bad channel in ART negative




Number of channels with bad ART positive (zero means no defects channels in chip)




ART positive entries




VMMId with bad ART positive (zero means no defects channels in chip)




count Bad channel in ART positive




PDO RMS negative




PDO RMS positive




Baseline RMS




PDO Intercept negative




PDO Intercept positive




PDO Slope L0 negative




PDO Slope positive




TDO RMS negative




TDO RMS positive




TDO Intercept L0 negative



TDO Intercept positive



TDO Slope negative



TDO Slope positive

