

## Status VS VMMID






**Baseline** Entries count cnannels Underflow Overflow 5.433e+04 mV


## Baseline vs VMMId

**Entries** 


448576




Baseline vs tempreture



Bline pos (delay 2 ms) vs Bline neg (delay 0 ms) - not failed



PDO mean L0 negative (all VMM)



PDO entries mean L0 negative **Entries** channel 91<sub>OC</sub> 400C 150C 100C **Entries** 


TDO mean L0 negative (all VMM) Entries channel ADC 

TDO entries mean L0 negative **Entries** channel 91<sub>OC</sub> 400C 150C 100C **Entries** 

PDO mean L0 positive (all VMM) **Entries** channel 1953340415 1715 ADC 

PDO entries mean L0 positive Entries channel 400C 100C **Entries** 


TDO mean L0 positive (all VMM)





TDO entries mean L0 positive Entries channel 400C 100C **Entries** 


DDO mean negative (all VMM) Entries channel ADC 


DDO mean positive (all VMM) Entries channel **3**4437**4** 306<sup>0</sup> ADC 









































Number of channels with bad ART negative (zero means no defects channels in chip) **Entries** 5651 1168<sub>8</sub> 60 0 0 4483 0.06 50 0.04 40 0.02 30 -0.0 20 -0.04 -0.0 10 -0.0 -0.1

2000

2500

3000

**VMMId** 


count channels

500

1000


1500

ART negative entries




VMMId with bad ART negative (zero means no defects channels in chip)

Entries




count Bad channel in ART negative




Number of channels with bad ART positive (zero means no defects channels in chip) **Entries** 5651 count channels 855 60 0 4796 0.06 50 0.04 40 0.02 30 -0.0 20 -0.04 -0.0 10 -0.0 -0.1 500 1000 1500 2000 2500 3000

**VMMId** 


ART positive entries




VMMId with bad ART positive (zero means no defects channels in chip) Entries 



count Bad channel in ART positive





**Baseline RMS** 448576 **Entries** count channels Underflow 64  $10^{4}$ Overflow 3.305e+04 10<sup>3</sup>  $10^2$ 10 0.2 0.4 0.6 8.0 1.2 1.6 1.8 2 RMS 1.4

