


8 BIT Harvard CPU

- Hardware Engineering







Instruction	OpCode
LOAD	100
STORE	001
SUM	010
SUB	011
AND	111
OR	101
JUMP If No Carry Flag	110
No Operation	000

Example with Testbench

```
CASE(pcAddress) IS


WHEN "00000000" => instruction<="00000000";

WHEN "00000001" => instruction<="10000100";


WHEN "00000010" => instruction<="00100011";

WHEN "00000011" => instruction<="10000011";

WHEN OTHERS => instruction <= "000000000"; -- No Operation END CASE;
```




Schematic




LAYOUT

250 VE SEE-XXXMHZ

3D view




Physical Stackup



Net Classes

Name	Clearance	Track Width	Via Size	Via Hole	μVia Size	uVia Hole	DP Width	DP Gap
SEG*		0.25 mm					0.2 mm	0.25 mm
DIGIT*	0.17 mm	0.25 mm	0.6 mm	0.3 mm	0.3 mm	0.1 mm	0.2 mm	0.25 mm
1.2	0.17 mm	0.5 mm	0.6 mm	0.3 mm	0.3 mm	0.1 mm	0.2 mm	0.25 mm
GPIO_*	0.17 mm	0.25 mm	0.6 mm	0.3 mm	0.3 mm	0.1 mm	0.2 mm	0.25 mm
V*	0.17 mm	0.5 mm	0.6 mm	0.3 mm	0.3 mm	0.1 mm	0.2 mm	0.25 mm
3.3V	0.17 mm	0.5 mm	0.6 mm	0.3 mm	0.3 mm	0.1 mm	0.2 mm	0.25 mm
Default	0.17 mm	0.25 mm	0.6 mm	0.3 mm	0.3 mm	0.1 mm	0.2 mm	0.25 mm

Constraints



Tools:

- Xilinx Vivado
- Modelsim
- KiCAD