
SUPER FAMICOM DOCUMENTATION SFX02

REGISTER (PPU)



ADDRESS : 2100H NAME : INIDISP

CONTENTS: INITIAL SETTINGS FOR SCREEN



SCREEN BRIGHTNESS: Determine the Screen Brightness

(16-Stages)

F3	F2	F1	F0	BRIGHTNESS
1	1	1	1	BRIGHT
1	1	1	0	1
		1		
0	0_	U	0	DARK

- BLANKING : FORCED BLANKING F

- O : NON-BLANKING

└ ı : BLANKING

ADDRESS : 210111 NAME : OBJSEL

CONTENTS: OBJECT SIZE & OBJECT DATA AREA DESIGNATION

D 7	D 6	D 5	D 4	D 3	D 3	D 1	DO
OBJ	SIZE	SELECT	OBJ '		OBJ	1	1
			NAME	SELECT	N/	ME BASE	SELECT
S2 ,	S1	, SO	N1 :	NO	BA-2	BA-1	BA-O

2101H

OBJECT BASE ADDRESS (UPPER-3 BIT)
: Designate the segment (8K-word/segment)
address which the OBJ data is stored
in the VRAM. (See Appendix-1 & 2)

OBJECT DATA AREA SELECT

: The upper 4K-word out of the area (8K-word) designated by "Object Base Address" is assigned as the Base Area, and the area of the lower 4K-word combined with its Base Area can be selected. (See Appendix-1 & 2)


OBJECT SIZE : DESIGNATE OBJECT SIZE (See Appendix-3 & 4)

co	S1	SO	OBJ S	I ZE
32	21	30	0	1
0	0	0	8 DOT	16 DOT
0	0	1	8 DOT	32 DOT
0	1	jo	8 DOT	64 DUT
0	1	1	16 DOT	32 DOT
1	0	0	16 DOT :	64 DOT
1	0_	1	32 DOT	64 DOT

(SIZE LARGE/SMALL!

ADDRESS : 2102H / 2103H NAME : OAMADDL /OAMADDH


CONTENTS: ADDRESS FOR ACCESSING OAM (OBJECT ATTRIBUTE MEMORY)



- . This is the INITIAL ADDRESS to be set in advance when reading from the UAM or writting to the UAM.
- By writing "1" to D7 (OAM Priority Rotation) of register <2103H> and setting the UAM address.
 the OBJ for the address set has highest priority.
- The address which has been set just before every field (beginning of V-BLANK) will be set again to registers <2102H> <2103H> automatically.
 But, the address can not be set automatically during Forced Blank period.

ADDRESS : 2104H NAME : OAM DATA

CONTENTS: DATA FOR OAM WRITE



- This is the OAM data to be written at any address of the OAM. See Appendix-3
- After register <2102H> or <2103H> is accessed, the data must be written in the order of Lower 8-Bit & Upper 8-Bit of register <2104H>.
 The OAM address will be increased automatically when the OAM data is written in the order of LOW & HIGH.
- The data can be written only during V-BLANK or FORCED BLANK period.

ADDRESS : 2105H : BCMODE CONTENTS: BG MODE & CHARACTER SIZE SETTINGS D 1 D 0 D 5 D 3 BG SIZE BG3 BG MODE 2105H M2 ; BG 4 , BG 3 , BG 2 , RG 1 PR10. MI BG SCREEN MODE SELECT : See BG Screen Mode Summary (Sec Appendix-5) - HIGHEST PRIORITY DESIGNATION FOR BG-3: Make BG3 highest priority $\begin{bmatrix} 0 : 0FF \\ 1 : 0X \end{bmatrix}$ See Appendix-16 BG S12E DESIGNATION: Designate the size for each BG Character : See Appendix-18 & 197 O: 8 x 8 DOT/CHARACTER 1: 16 x 16 DUT/CHARACTER 16 DOT In case CHR NAME of SC data is TOOHT: 16 DOT -CHARACTER NAME (HEX) ADDRESS : 2106H : MOSAIC NAME CONTENTS: SIZE & SCREEN DESIGNATION FOR MOSAIC DISPLAY D 5 D 3 D 2 D 1 MOSAIC ENABLE MOSAIC SIZE 2-106H M3 ; M2 MO BG 4 1 BG 3 1 BG 2 1 BG 1 i. M1 i MOSAIC MODE SELECT: ON/OFF for Mosaic Mode of each BG - 0 : OFF <u>-1:08</u> MOSAIC MODE SIZE DESIGNATION: DESIGNATE MOSAIC MODE SIZE (SEE APPENDIX-6)

	2	56	M(DDE	_
МЗ	M2	MI	710	SIZE	-
0	0	0	0	1 x 1 DOT	_
0	0	0	1	2 x 2 DOT	į
0	0	1	0	3 x 3 DUT	:
		•		•	
-		•		•	
1	1	1	0	15x15 DOT	
1	1	1	1	16x16 DOT	-

	5	1 2	MC	DDE H x V
M3	M2	M1	MO	SIZE CONTINUE SIZE
0	0	0	0	2 x 2 DOT (2 x 1 DOT)
0	0	0	1	4 x 4 DOT (4 x 2 DOT)
0	0	1	0	6 x 6 DOT (6 x 3 DOT)
		•		
		•		
1	1	1	0	30×30 DOT -30×15 DOT
i	1	1	i	32×32 DOT (325.16 DOT)

ADDRESS : 2107H / 2108H / 2109H / 210AH NAME : BG1SC / BG2SC / BG3SC / BG4SC

CONTENTS: ADDRESS FOR STORING SC-DATA OF EACH BG & SC SIZE DESIGNATION (MODE O ~3)

D 7	D 6	D 5	D 4	D 3	D 2	D 1	n o	
	BG1	SC	BASE ADD	RESS		BG1	SC SIZE	2 1 0 7 H
A5	1 A4 <u>1</u>	A3	ι Λ2	1 A1	1 40	SI	, SO	210711
	BG 2	22	BASE ADD	22:49	7	RC2	SC SIZE	
Λ5	, A4 ,		1 A2		, AO		1 SO	2108H
	'BG3'	SC	BASE ADD	RESS	•	BG3	SC SIZE	2 1 0 9 H
۸5	ι Λ4 ι	A3	1 Λ2	1 A1	1 00	Sl	, SO	210311
Γ	· D.C '		n. CC 430	nr.cc		1 004	00 0140	!
	BG4		BASE ADD			1	SC SIZE	2 1 0 A H
Λ5	1 14 1	A3	1 1/2	<u> 1 Al</u>	ι Λ0	SI	, SO	

SCREEN SIZE DESIGNATION (See Appendix-18 & 19)

: Designate Background Screen Size

BACKGROUND SCREEN BASE ADDRESS (UPPER G-BIT)

: Designate the segment which BG-SC data in the VRAM is stored.

(1K-WORD, SEGMENT)

SCREEN SIZE & SCREEN REPETITION

S1 S0		SCREEN	SIZE		S1	SO			SCREE	N SIZE		
	SCO	u	SCO					SCO		SCO		
0 0		in in	94.55° 2.55° 2.50°		1	0				3.4.1		
	500							60.		. X 3/2/2	÷	
	SCO	•••••	SCO	_		1 1		SC1		SC1	:	
							SCO		SC1		SCC	
	SCO		SC1			;		7.7.1				
0 1					1	1				j		•
		26/6				!	202		SC3		SC2	•
	SCO		SC1				•		•			
	!					!	; SC0		SC1		SCO	

ADDRESS : 210BH / 210CH NAME : BG12NBA / BG34NBA

CONTENTS: BG CHARACTER DATA AREA DESIGNATION

	D 0	DI	D 2		D 3	D 4		D 5	D 6	D 7	
	ADDRESS	BASE	NAME	Gi	В	RESS	ADDI	BASE	NAM	BG 2	
2101	1 40	A1	A2	l	A3	۸0	ţ	A1	٨2	٨3	

BH

	IESS	AD'DR	BASE	NAME	3	ВG	DRESS	BASE AD	NAME	; 4	ВG
210	AO	1	٨١	12		A3	AO	۸1	Λ2	1	۸3
				Ĭ							
											

BACKGROUND NAME BASE ADDRESS (UPPER 4-BIT)

: Designate the segment address in the VRAM which BG character data is stored. (4K-WORD/SEGMENT)

ADDRESS : 210DH / 210EH NAME : BG1HOFS / BG1VOFS

CONTENTS: H/V SCROLL VALUE DESIGNATION FOR BG-1

D 7	D 6	D 5 D 4	D 3	D 2	D 1	D 0	
	BG1	H-OFFS	ET (I	Low. I	HIGH)		
		(H012)	(H011)	(H010)	(110 9)	(110 8)	2 1 0 D H
110 7	! HO 6	110, 5 110 4	1110 3	1 110 2	110 1	110 0	
		· · · · · · · · · · · · · · · · · · ·		·			

	BG1	V-OFFSET (LOW, HIGH)	•
I		(V012) (V011) (V010) (V0 9) (V0 8)	210EH
	V0 7 V0 6	V0 5 V0 4 V0 3 V0 2 V0 1 V0 0	

- 10-Bit maximum (0 \sim 1023) can be designated for H/V scroll value. (The size of 13-bit maximum (-4096-4095) can be designated in MODE-7] (See Appendix-S & 9)
- · By writing to the register twice, the data can be set in the order of Low and High.

ADDRESS : 210F H $\,$ / 2110 H $\,$ / 2111 H $\,$ / 2112 H $\,$ / 2113 H $\,$ / 2114 H NAME : BG2HOFS $\,$ / BG2VOFS $\,$ / BG3HOFS $\,$ / BG4HOFS $\,$ / BG4VOFS

CONTENTS: H/V SCROLL VALUE DESIGNATION FOR BG-2. 3. 4

D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0

BG 'H-OFFSET (LOW, H 1 G H) 2 1 0 F H

HO 7 | HO 6 | HO 5 | HO 4 | HO 3 | HO 2 | HO 1 | HO 0

BG 'V-OFFSET (LOW, H 1 G H) 2 1 1 0 H

BG V-OFFSET (LOW, HIGH) 2110H (V0 9) (V0 8) 2112H V0 7, V0 6, V0 5, V0 4, V0 3, V0 2, V0 1, V0 0 2114H

- 10 bit maximum (0~1023) of the H/V scroll value can be designated. (See Appendix-8)
- · By writing to the register twice, the data can be set in the order of Low and High.

ADDRESS : 2115H NAME : VMAINC

CONTENTS: VRAM ADDRESS INCREMENT VALUE DESIGNATION

0 0 D 5 D 4 D 3 D 2 D 1 0 0 H/L V-RAM ADDRESS SEQUENCE MODE FULL GRAPHIC | SC INCREMENT 210BH INC G1 GO 11 10

Designate the increment value for the VRAM address

(See Appendix-7)

GI	GO	11 10	INCREMENT VALUE
0 1 1	1 0 1	0 0 0 0	Increment by 8 for 32 times (2-Bit Formation) Increment by 8 for 64 times (4-Bit Formation) Increment by 8 for 128 times (8-Bit Formation)
0000	0 0 0	0 0 0 1 1 0 1 1	Address Increments 1 BY 1 Address Increments 32 BY 32 Address Increments 64 BY 64 Address Increments 128 BY 128

Designate the increment timing for the address

O: The address will be increased after the data has been written to register <2118H> or the data has been read from register <2139H>.

1: The address will be increased after the data has been written to register <2119H> or the data has been read from register <213AH>.


ADDRESS : 2116H / 2117H NAME : VMADDL / VMADDH

CONTENTS: ADDRESS FOR VRAM READ

D 7	D 6	D 5	D 4	D 3	D 2	D 1	D O	_
	VRAN	/ A	DDRE	s S	(LOW)	ı	1	
۸7	Λ6	۸5	. Λ4	^3	A2	A1	ļ A0	2116H
	VRAN	A A	DRE	\$ S	(H I G I	, 1)	i .	
λ15	Λ1·1	۸13	1 A12	₁ Λ11	A10	l va	^{A8}	2117H

- . This is the initial address for reading from the VRAM or writing to the VRAM.
- . The data is read or written by the address set initially, and every time the data is read, the address will be increased automatically.
- The value to be increased is determined by "SC INCREMENT" of register <2115H> and the setting value of the "FULL GRAPHIC".

ADDRESS : 211811 / 211911 NAME : VMDATAL / VMDATAH CONTENTS: DATA FOR VRAM WRITE



- . This is the screen data and character data (BC & OBJ), which can write at any address of the VRAM.
- · According to the settings of register <2115H> "H/L INC", the data can be written to the VRAM as follows:

H/L INC	WRITE TO REGISTER	OPERATION						
0	Write to <2118H> only	The Data is written to lower 8-bit of the VRAM and the address will be increased automatically.						
1	Write to <2119H> only	The Data is written to upper 8-bit of the VRAM and the address will be increased automatically.						
0	Write in the order of <2119H> & <2118H>	When the data is set in the order of upper & lower the address will be increased.						
1	Write in the order of <2118H> & <2119H>	When the data is set in the order of lower & upper the address will be increased.						

NOTE: The data can be written only during V-BLANK or FORCED BLANK period.

AUDRESS : 211AH NAME : M7SEL

CONTENTS: INITIAL SETTING IN SCREEN MODE-7

HORIZONTAL/VERTICAL FLIP : H-FLIP/V-FLIP in the Screen Mode-7

V	Н	DISPLAY
0	0 1 0	Normal display H-Directional Flip only V-Directional Flip only
i	1	Both H & V Directional Flip

The following process is made if the screen to be displayed is outside of the screen area.

01	00	PROCESS OUT OF AREA
0	0	Screen repetition if outside of screen area
1	0	Character # repetition if outside of screen area Outside of the screen area is the Back Drop Screen in single color
1	1	Outside of the screen area is the Back Drop Screen in single color

ADDRESS : 211B H / 211C H / 211D H / 211E H / 211F H / 2120 H

NAME : MTA / MTB / MTC / MTD / MTX / MTY

CONTENTS: ROTATION/ENLARGEMENT/REDUCTION IN MODE-7. CENTER COORDINATE SETTINGS &

MULTIPLICAND/MULTIPLIER SETTINGS OF COMPLEMENTARY MULTIPLICATION

D7 D6 D5 D4 D3 D2 D1 D0

MATRIX PARAMETER A (LOW, H1GH)

(MP15) (MP14) (MP13) (MP12) (MP11) (MP10) (MP 9) (MP 8) 2 1 1 BH

MP 7, MP 6, MP 5, MP 4, MP 3, MP 2, MP 1, MP ()

MATRIX PARAMETER B (LOW. HIGH)

(MP15) (MP14) (MP13) (MP12) (MP11) (MP10) (MP 9) (MP 8) 2 1 1 CH

MP 7 | MP 6 | MP 5 | MP 4 | MP 3 | MP 2 | MP 1 | MP 0

MATRIX PARAMETER C (LOW. HIGH)
(MP15) (MP14) (MP13) (MP12) (MP11) (MP10) (MP 9) (MP 8)
MP 7 , MP 6 , MP 5 , MP 4 , MP 3 , MP 2 , MP 1 , MP 0

2.1.1 DH:

MATRIX PARAMETER D (LOW. HIGH)
(MP15) (MP14) (MP13) (MP12) (MP11) (MP10) (MP 9) (MP 8)
MP 7, MP 6, MP 5, MP 4, MP 3, MP 2, MP 1, MP 0

211EH

- The 8-bit data should be written twice in the order of lower and upper. Then, the parameter of rotation, enlargement and reduction should be set by its 16-bit data.
- The value down to a decimal point should be set to the lower 8-bit. The most significant bit of the upper 8-bit is for the signed bit. (MP15 is the signed bit. There is a decimal point between M7 & M8
- FORMULA FOR ROTAION/ENLARGEMENT/REDUCTION (See Appendix-13)

$$\begin{pmatrix} X_z \\ Y_z \end{pmatrix} = \begin{pmatrix} A & B \\ C & D \end{pmatrix} \begin{pmatrix} X_1 - X_0 \\ Y_1 - Y_0 \end{pmatrix} + \begin{pmatrix} X_0 \\ Y_0 \end{pmatrix}$$

 $A = \cos \tau \times (1/\alpha)$, $B = \sin \tau \times (1/\alpha)$, $C = -\sin \tau \times (1/\beta)$, $D = \cos \tau \times (1/\beta)$

 γ : Rotation Angle α : Reduction Rates for X(II) β : Reduction Rates for Y(V)

 $X_0 \cdot Y_0$: Center Coordinate. $X_1 \cdot Y_1$: Display Coordinate.

 $X_2 + Y_2$: Coordinate before Calculation

- Set the value of "A" to the register <211BH>. In the same way, set $^{-}B \sim D$ " to the register <211CH> \sim <211EH>.
- * The complementary multiplication (16-bit x 8-bit) can be done by using regidters <211BH> <211CH>. When setting 16-bit data to register <211BH> and 8-bit data to register <211CH>. the multiplication result can be indicated rapidly by reading registers <2134H> \sim <2136H>.

- The center coordinate (X), Y₀) for Rotation Enlargement/Reduction can be designated by this register.
- The coordinate value of N_a & Y_a can be designated by 13-bit scomplement of 2.
- This register requires that the lower 8-bit is set first and the upper 8-bit is set.
 Therefore. 13-bit data in total can be set.

ADDRESS : 2121H NAME : CGADD

CUNTENTS: ADDRESS FOR CG-RAM WRITE

D 7		D 6		D 5	D 4	_	D 3		D 2		D 1		D 0	_
	ı		Ċ	G R	ΛM	Å	DDI	RΕ	s s	ı		i		
A7	ı	A 6	ļ	۸5	A4	- 1	٨3	1	٨2	į	A1	!	۸0	2 1 2 1 H

- . This is the initial address for reading from the CG-RAM or writing to the CG-RAM
- The data is read by the address set initially, and every time the data is read or written, the address will be increased automatically.

ADDRESS : 2122H NAME : CGDATA

CONTENTS: DATA FOR CG-RAM WRITE

D 7	D 6	D 5	D 4	D 3	D 2	D 1	DO	-
D7	(D14)	RAM (D13) D5	(D12)	(011)	(010)	(00)		2 1 2 2 H

- · This is the color generater data to be written at any address of the CG-RAML
- The mapping of BG1~BG4 and OBJ data in the CG-RAM will be determined, which is performed by every mode selected by "BG MODE" of register <2105H>. (See Appendix-14)
- * There are the color data of 8-palettes for each screen of BG1 \sim BG4. The palette selection is determined by 3-bit of the SC data $^{\circ}$ COLOR.
- Because the CG-RAM data is 15-bit/word, it is necessary to set lower 8-bit first to this register
 and then upper 7-bit should be set.
 When both lower and upper are set, the address will be increased by 1 automatically.

NOTE: After the address is set, the data should be written from the lower as well as the UAM.

NOTE: The data can be written only during H/V BLANK or FORCED BLANK period.

ADDRESS : 2123H / 2124H / 2125H : W12SEL / W34SEL / WOBJSEL CONTENTS: WINDOW MASK SETTINGS (BG1~ BG4. OBJ. COLOR) D 3 D 2 D 6 D 5 D 4 D 1 D 0 BĠI WİNDOW BG2 WINDOW 2123H W2 EN IN/OUT WI EN IN/OUT W2 EN IN/OUT WI EN IN/OUT BG4 WINDOW BĞ3 WİNDOW 2124H W2 EN | IN/OUT | WI EN | IN/OUT W2 EN | IN/OUT | W1 EN | IN/OUT COLOR WINDOW OBJ WINDOW 2 1 2 5 11 W2 EX ! IN/OUT | W1 EX | IN/OUT W2 EN | IN/OUT | W1 EN | IN/OUT WINDOW IN/OUT : The window mask area can be designated whether inside or outside of the frame designated by the window position. - 0 : IN OUT IN· 1 : 0UT *: DISPLAY AREA WINDOW-1 ENABLE: Window-1 ON/OFF Designation - 0 : OFF WINDOW-2 ENABLE : Window-2 ON/OFF Designation - 1 : ON

The COLOR WINDOW is a window for main and sub screen. (It is related to the register <2130H>)

ADDRESS : 2126H / 2127H / 2128H / 2129H

NAME : WHO / WHI / WHIZ / WH3

CONTENTS: WINDOW POSITION DESIGNATION (SEE APPENDIX-15)

_	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D O	- 010613	WINDOW-1 LEFT POSITION
		WIN	bow	110/111./H	12/113	PPOS	iTIO	N	2127H	DESIGNATION
	P7	P6	P5	P4	P3	P2	1 P1	; PO	2128H	
_									- 2129H	

WINDOW HO POSITION <2126H>: Window-1 Left Position Designation. It can be set in range of 0 \sim 255.

WINDOW HI POSITION <2127H>: Window-1 Right Position Designation. It can be set in range of 0 \sim 255.

WINDOW H2 POSITION <2128H> : Window-2 Left Position Designation. It can be set in range of 0 \sim 255.


WINDOW H3 POSITION <2129H>: Window-2 Right Position Designation. It can be set in range of 0 ~ 255.

NOTE: If "LEFT POSITION SETTING VALUE" RIGHT POSITION SETTING VALUE" is assumed, there will be no range of the window.

ADDRESS : 212AH / 212BH : WBGLOG / WOBJLOG CONTENTS: MASK LOGIC SETTINGS FOR WINDOW-1 & 2 ON EACH SCREEN D 4 D 3 D 2 D 1 0 0 D 7 0 6 D 5 WINDOW LOGIC 2 1 2 A H BG3 B G 2 B G 1 B G 4 D1 , DO D1 , DO D1 ₁ DO D1 ₁ D0 LOGIC WINDOW 212BH OBJ Color D1 1 DO D1 1 DO

WINDOW LOGIC : SET MASK LOGIC FOR WINDOW-1 & 2


When both window-1 and window-2 are "IN". The shaded portion will be masked as follows:



NOTE: TIN/OUT of registers <2123H> <2124H> <2125H> becomes the TNOT logic for each window-1 and window-2.

ADDRESS : 212CH NAME : TM


CONTENTS: MAIN SCREEN. DESIGNATION



0 : DISABLE 1 : ENABLE

ADDRESS : 212DII NAME : TS

CONTENTS: SUB SCREEN DESIGNATION



: Designate the screen BG1 \sim BG4. OBJ1 to be displayed as SUB-Screen.


Designate the addition subtraction screen at the point when the screen addition subtraction is functioning.

0 : DISABLE 1 : ENABLE

When the screen addition/subtraction is functioning, the SUB screen is a screen to be added or subtracted against the MAIN screen.

ADDRESS : 212EH NAME : TAM

CONTENTS: WINDOW MASK DESIGNATION FOR MAIN SCREEN



WINDOW MASK DESIGNATION FOR MAIN SCREEN

: In the window area designated by register <2123H> ~ <2129H>. the screen to be displayed can be designated, which is selected among the Main screen designated by register <212CH>.

U: DISABLE

ADDRESS : 212FH NAME : TSW

CONTENTS: WINDOW MASK DESIGNATION FOR SUB SCREEN

D 7	D 6	D 5	D 4	D 3	D 2	D 1	DО	
			тн	koug	ห่ รบ	B (WI	, NOU!)	
			ОВЈ	BG 4	BG 3	BG 2	BG 1	

2 1 2 F H

WINDOW MASK DESIGNATION FOR SUB SCREEN

: In the window area designated by register <2123H> ~ <2129H>. the screen to be displayed can be designated, which is selected among the Sub screen designated by register <212CH>.

0 : DISABLE
1 : ENABLE

When the screen addition subtraction is functioning, the SUB screen is a screen to be added or subtracted against the MAIN screen.

ADDRESS : 2130H : CGSWSEL CONTENTS: INITIAL SETTINGS FOR FIXED COLOR ADDITION OR SCREEN ADDITION D 1 D 0 D 7 D 6 D 5 D 3 D 2 UN/UFF CC ADD DIRECT COLUR WINDOW MAIN SW (A) 2 1 3 0 H SUB SW (B) , MO SI 1 SO ENABLE | SELECT DIRECT SELECT (See Appendix-14) : The VRAM data (Color and Character data) become the color data directly. [Only when mode-3, 4 & 7 are selected C 0 : DISABLE 1 : ENABLE COLOR WINDOW ON/OFF MAIN/SUB SWITCH FIXED COLOR ADDITION/SUBTRACTION ENABLE > : When the Color Window is functioning. : Designate whether 2 kinds of the data should be added/subtracted each other or not, which are the assignment of the window area for MAIN and SUB screen can be designated. the fixed color set by register <2132lb and the color data which is set to the CGRAML O : ADDITION/SUBTRACTION FOR FIXED COLOR 1 : ADDITION/SUBTRACTION FOR SUB SCREEN M1(S1) | MO(SO) **FUNCTION** 0 0 UN (All the time) 0 1 ON (inside window only) 1 σ ON (outside window only) OFF (All the time) ADDRESS : 2131H NAME : CGADSUB CONTENTS: ADDITION/SUBTRACTION & SUBTRACTION DESIGNATION FOR EACH SCREEN. OBJ & BACKGROUND COLOR D 7 DG D 5 D 4 D 3 D 2 D 1 D 0 ADD | 1/2 ADD or SUB ENABLE 2131H S U B | ENABLE OBJ 1 BG 4 1 BG 3 1 BG 2 1 BG 1 BACK COLOR DATA ADDITION/SUBTRACTION ENABLE : Designate the selection either of the disable or the enable for the addition/subtraction of the fixed color data or the screen color data. ┌ 0 : DISABLE 1: ENABLE Addition/Subtraction function: UN NOTE: In case the OBJ is designated, the Addition Subtraction function is available only when the OBJ color palette is either 6 or 7. - " '- OF COLOR DATA" DESIGNATION: When the color constant addition subtraction or the screen addition/subtraction is performed, designate whether the RGB result in the addition/subtraction area should be " 1/2" or not. However, in the back (color constant) area on the Sub screen. it does not become " 1/2".

> 0 : ADDITION MODE SELECT 1 : SUBTRACTION MODE SELECT

(1/2 function : ON)


0 : DISABLE 1 : ENABLE

the subtraction mode.

COLOR DATA ADDITION/SUBTRACTION SELECT: Designate the selection either of the addition or

ADDRESS : 2132H : COLDATA CONTENTS: FIXED COLOR DATA FOR FIXED COLOR ADDITION/SUBTRACTION D 6 D 5 D 4 D 3 0 2 D 1 CONSTANT DATA COLOR COLOR BRILLIANCE DATA 213211 BLUE , GREEN , RED 03 1 02 1 01 DO COLOR CONSTANTOR DATA: Set the color constant data for color constant addition/subtraction COLOR DESIGNATION: BIT FOR SELECTING DESIRED COLOR R/G/B brightness should be set by the data of each 5-Bit. [EXAMPLE] RED : COH. 3FH (B=00H, G=00H, R=1FH) GREEN: AOH, SFII (B=OOH, G=1FH, R=OOH) : GOH, 9FH (B=1FH, G=00H, R=00H) WHITE : FFIL BLACK : EOH ADDRESS : 2133H NAME : SETINI CONTENTS: SCREEN INITIAL SETTING DG D 5 D 3 D 2 D 1 EXT. EXT. **PSEUDU** 224 . OBJ-V INTER-2133H 239 INPUT 5 1 2 SELECT SYNC. LACE SCANNING : INTERLACE/NON-INTERLACE SELECTION (It relates to <2105lb): - 0 : NON-INTERLACE - 1 : INTERLACE OBJ V-DIRECTION DISPLAY : In the interlace mode, select either of 1-dot per line er 1-dot repeated every 2 lines. If "1" is written, the OBJ seems to be reduced half vertically in appearance. alf "1" is set other than the interlace mode, even-numbered line and odd-numbered line of the OBJ will be dusplayed alternately every field. 1 - BC V-DIRECTION DISPLAY : Switch the display line of a field to 224-Line or 239-Line. (In case of interlace mode, it will be doubled dot. - 0 : 224 LINE - 1 : 239 LINE - HORIZONTAL PSEUDO 512 MODE : 512 imaginary resolution allorizontal can be made by shifting the SUB screen half dot to the left. alternately every field - 0: DISABLE - 1 : ENABLE EXTBG MODE (SCREEN EXPAND): Enable the data supplied from the external LSI. For the SFX. enable when the screen with priority is used on mode-7. EXTERNAL SYNCHRONIZATION: It is used for super-impose, and etc. Normally, "O" should be written.


ADDRESS: 2134H / 2135H / 2136H
NAME: #MPYL / #MPYM / #MPYH
CONTENTS: MULTIPLICATION RESULT



 This is a Multiplication result (complement of 2) can be read by setting 1G-bit to register <211BH> and setting S-Bit data to register <211CH>.

ADDRESS : 213711 NAME : ‡SLHV

CONTENTS: SOFTWARE LATCH FOR HAV COUNTER



- . This is a register, which generate the pulse for latching the H.V counter value.
- The H/V counter value at the point when register <2137H> is read can be latched.
 The data which was read is meaningless data.
- The HAV counter value latched can be reffered by registers <213CH> <213DH>.

ADDRESS : 2138H
NAME : *OAMDATA

CONTENTS: READ DATA FROM OAM


D 7		DG	D 5	D 4	D 3	D 2	D 1	no,	
	1	0	ÅM	DATA	(LO	w. HI	ĠH)	1	
Ď7	1	D 6	D5	D4	D3	D2	Į D1	DO	213811

- . This is a register, which can read the data at any address of the DAM.
- When the address is set to register <2102H><2103H> and register <2138H> is also accessed.
 the data can be read in the order of Low 8-bit/High 8-bit.
 Afterward, the address will be increased automatically, and the data of the next address can be read.

NOTE: The data can be read only during H/V BLANK or FORCED BLANK period.

ADDRESS : 2139H / 213AH

NAME : *VMDATAL / *VMDATAII
CONTENTS : READ DATA FRUM VRAM



2 1 3 9 H

i		V	RAM	l	DΑ	†.·	١ (HI	GH	1		İ	
D15 ;	D	14	D13	1	D12	!	911	;	D10	į	09	1	DS

2 1 3 A H

- · This is a register, which can read the data at any address of the VRAM.
- The initial address should be set by registers <2116H> and <2117H>. The data can be read by the address which has been set initially.
- When reading the data continuously, the first data for the address increment should be read as a dummy data after the address has been set.
- Quantity to be increased will be determined by "SC INCREMENT" of register <2115HN and the setting value of the "FULL GRAPHIC"

NOTE: The data can be read only during H/V BLANK or FORCED BLANK period.

ADDRESS : 213BH NAME : *CGDATA

CONTENTS: READ DATA FROM CG-RAM

_	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D O	_
	D 7	(D14)	DATA (D13) D5	(D12)	(D11)	(D10)			2 1 3 B H


- · This is a register, which can read the data at any address of the CG-RAM.
- The initial address can be set by register <2121N>. The lower 8-bit is read first.
 and then the upper 7-bit will be read by accessing this register.
 The current address will be increased to the next address at the same time the upper 7-bit is read.

NOTE: The data can be read only during N/V BLANK or FORCED BLANK period.

ADDRESS : 213CH / 213DH NAME : #OPHCT / #OPVCT

V7

CONTENTS: H/V COUNTER DATA BY EXTERNAL OR SOFTWARE LATCH




V6 | V5 | V4 | V3 | V2 | V1 | V0

- The H/V counter is latched by reading register <2137H), and its H/V counter value can be read by this register.
- · The H/V counter is also latched by the external latch, and its value can be read by this register.
- If register <213CH> or <213DH> is read after register <213FH> has been read.
 the lower 8-bit data will be read first, and then the upper 1-bit will be read by reading the register.


ADDRESS : 213EH NAME : \$STAT77

CONTENTS: PPU STATUS FLAG & VERSION NUMBER



ADDRESS : 213FH NAME : *STAT78

CONTENTS: PPU STATUS FLAG & VERSION NUMBER



0 : 1ST FIELD 1 : 2ND FIELD

When this register is read, registers <213CH> <213DH> will be initialized individually in the order
of Low and High.

ADDRESS : 2140H / 2141H / 2142H / 2143H NAME : APU100 / APU101 / APU102 / APU103 CONTENTS : CUMMUNICATION PORT WITH APU


D 7	7 D	6	D 5	D	4 D	3 D	2 D	1	D O	
	ı		i	ı	l	ī	i	i		2140H 2141H
	Α	P	U	I	/0	P	O R	T		214211
	<u> </u>		1					:		214314

- This port provides more registers for the purpose of IN/OUT, which are 8 registers
 in total in the APU.
 Therehore, the different register will be accessed, whether reading or writing for the same address.
- · See APU MANUAL for the details of the communication method


SUPER FAMICOM DOCUMENTATION SFX02X


REGISTER (PPU) APPENDIX






OBJECT DATA TO BE STORED








(NOTE-1) The H-position is a complementary expression of 2 (9-bit:

(NOTE-2) The coordinate of the OBJ displayed is shifted down compared to the coordinate of the BG displayed. [Interlace: 2-dot / Non-Interlace: 1-dot] (See Appendix-8) (NOTE-3) "OOIH" is basically prohibited to use for 9-bit of the H-Position. (If it is used, it must be counted as OBJ quontity displayed even it is not displayed on the screen.)

OBJECT CHARACTER DATA CONSTRUCTION (V-RAM)




In case the character code is 000 through OFF, the V-RAM address per character data 16-word; will be $\frac{1}{n}$ (Name Base Address) $\frac{1}{n}$ N(name) x $16 \sim n + N$ x 16 + 15 . And In case the character code is 100 through 1FF, it will be $\frac{1}{n} + \frac{1}{N}$ x $\frac{1}{n}$ (Name Select) x $\frac{1}{n}$ x $\frac{$

OBJECT MODE

# OF CELLS DISPLAYED	1 2 8			
CELL SIZE	8 × 8 16×16 32×32 64×64			
# OF LINES DISPLAYED	32-pcs (converted to 8x8 size)			
# OF CULL-COLOR	1 6			
# UF PALETTE	8			
# OF COLOR ON SCREEN	128			
ATTRIBUTE	N-FLIP. V-FLIP FUNCTION DISPLAY PRIORITY (Select priority against BG)			

BG MODE

MODE	# OF SCREEN DISPLAYED	SCREEN	# OF CELL DOT	# OF CELL COLOR	# OF PALETTES	# OF COLORS PER SCREEN	FUNCTION	
0	MAX 4	BG 1 BG 2 BG 3 BG 4	8 × 8 &z 16 × 16	4 4 4	8 8 8	3 2 3 2 3 2 3 2	H/V SCROLL H-FLIP. V-FLIP WINDOW MOSAIC	
1	E ZAM	BG 1 BG 2 BG 3		1 6 1 6 -1	8 8 8	1 2 8 1 2 8 3 2	FINED-COLOR ADDITION SCREEN COLOR ADDITION	
2	MAX 2	BG 1 BG 2		1 6 1 6	8 8	128	① Offset value can be set in HAV direction against the cell	
3	MAX 2	BG 1 BG 2	!	256 16	1 8	256 128		
1	MAX Ź	BG 1 BG 2		256 4	1	256 32	(I) © 11-512 mode vertical expansion caused interlace	
5	MAX 2	BG 1 BG 2	↓ ↓	1 G	8	128	© Si Enlargement Reduction Rotation	
G	1	BG 1		16	8	128	DD ROTATION	
- 1	1	BG 1	8 × 8	256	1	256) a	



MOSAIC SCREEN DISPLAY EXAMPLE BG SCREEN (When the mosaic size is 2x2-dot in the 256-mode)

can be made in size-O. (See No. 3)


256 DOT 1 | ③ 3 | ① 7 (<u>3</u>) 5 3 7 7 5 5 **(b)** 6 6 | 5 5 256 4 is the basic color data


ADDRESS INCREMENT VALUE SET (THE ORDER OF ACCESSING)


V-RAM . ADDRESS	INCREMENT 8. 32-TIMES		INCREMENT 8. 64-TIMES	1	NCREMENT 8, 128-TIMES
xx00	0	X000	0	7,000	0
XX01	3 2	λ001	G 4	7.001	1 2 8
	•	İ	•		•
	•				•
	•		•		
80%	1	800%	1	7,008	1
00XX	3 3	2009	6 5	X009	. 129
	•	}¬	•		•
	•				
	•		•		
XX10	2	X010	2	X010	2
XX11	3 4	X011	ű 6		1 3 0
	•		:		
(í (
	•		•		•
XXF8	3 1	X1F8	6 3		1 2 7
VXF9	63	X1F9	1 2 7	\.\3F9	2 5 5
	•		•		•
L'-BAU ADDE	occc	'		, , , ,	
V-RAM ADDE	1233	T-KAM addre	ss is increased by 8 for	32-Times.	

ORDER OF ACCESS (corresponding to the address designated by the register $\pm 2110 H \times 2117 H \times 110 H \times$

COORDINATE-







d7 d6

d7 dG d5 | 44

dG

d4

d3 |

d5

d5 **d**4

n + 5 -

n + 6 -

n+7-

™ n : Name Base Address

d0

d0

: d0

dO

10

: (10

d8

dS

ป8

8b

d8

d8

8b

: 48

: d8

----- d15 d14 d13 d12 d11 d10 d9 : d8 :

× d7 : d6 : d5 : d4 : d3 : d2 : d1 : d0 :

ďΟ

40

dO

dO

ďΟ

015 014 013 013 011 010 09

d۵

d8

d8

48

118

dЗ

46 | 45 | 44 | 43 | 42 | 41 | 40

d0

dO

dO

d0

d3 | d2 | d1

d8

d8

ıl8

d8

d8

d8

ďS

dS

dO

dO


d0

d2 | d1

13 12 11 10

d3 | d2 | d1 |

V-RAM address for a CHR data (32-word) is as follows: $n + N (Name) \times 3.2 \sim n + N \times 3.2 + 3.1$



V-RAM address for a CHR data (16-word) is as follows: $n = N (Name) \times 1.6 - n = N \times 1.6 + 1.5$


2-BIT/DOT>		
	d15, d14, d13, d12, d11, d10, d9	d8 ;
n —		dS !
n+1		<u></u>
	d7 d6 d5 d4 d3 d2 d1 d0	48
n + 2	d7 d6 d5 d4 d3 d2 d1 d0	l dS
n + 3		1 85 1
n ÷ 4 ——	d7 d6 d5 d4 d3 d2 d1 d0	d8
	d7 d6 d5 d4 d3 d2 d1 d0	
n+5	d7 d6 d5 d4 d3 d2 d1 d0	dS
n = 6		48
n - 7 ——	d7 d6 d5 d4 d3 d2 d1 d0	-RAM
<u> </u>	d7 d6 d5 d4 d3 d2 d1 d0 °	


address for a CliR data :8-word is as follows:

 $n-N/(N \text{ ame}) \times 8 \sim n-N \times 5-7$

OFFSET CHANGE MODE


The offset change mode can be used in the BG mode 2. 4 and 6, and the following data is required in this mode.






32 CHARACTERS
The offset value can be changed by each column (character unit).

ture to 3rd character can be seen horizontally on the screen by setting the offset value of the entire screen, but the offset can not be changed for 1st character (O character).



OPERATION (ROTATION/ENLARGEMENT/REDUCTION)

1024 DOT (128 CHR)



ROTATIONAL TRANSFORM FORMULA

$$\begin{bmatrix} X_z \\ Y_z \end{bmatrix} = \begin{bmatrix} \cos \gamma & \sin \gamma \\ -\sin \gamma & \cos \gamma \end{bmatrix} \begin{bmatrix} X_z - X_0 \\ Y_z - Y_0 \end{bmatrix} \div \begin{bmatrix} X_0 \\ Y_0 \end{bmatrix}$$

 $N_{\bullet} \cdot Y_{\bullet}$: Center Coordinate


X, · Y, : Display Coordinate

 $X_{\tau} \cdot Y_{\tau}$: Coordinate before calculation of display coordinate


If the reduction rates for X-dir (α) and the reduction rates for Y-dir (β) are considered, the formula described above will be as follows:

$$\begin{bmatrix} X_2 \\ Y_2 \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} X_1 - X_0 \\ Y_1 - Y_0 \end{bmatrix} \div \begin{bmatrix} X_0 \\ Y_0 \end{bmatrix}$$

A = $\cos \tau \times (1/\alpha)$, B = $\sin \tau \times (1/\alpha)$ C = $-\sin \tau \times (1/\beta)$, D = $\cos \tau \times (1/\beta)$




NOTE: DAO-DA7 are used for the character dot data. CLO-CL2 are used for the BG-SC data of the color. However, in case of Mode-1. CLO -CL2 should be 0. NOTE: If they are 0. it becomes transparent. The color of CG-RAM address (OOH) will be background.



BG & OBJ PRIORITY


4-SCREEN/3-SCREEN MODE % In case "D3=1" is selected by register <2105H> in the mode-1



<Example of Display Priority (in case of mode 0 & 4)>

2-SCREEN/1-SCREEN MODE

(in case Mode $2\sim7$ is selected by the register <2105H>)



NOTE: In case of the display priority between the OBJs, normally the lower numbered OBJ will be displayed as higher priority. (See Page-35 for exception)

This display priority will be determined before the priority between OBJ and BG is determined.

SCREEN

262 LINE

According to register <2133H>


APPOX. 63.5 μ s 256 DOT ~ 255 262 or H-BLANK 224 263 or L 239 I DISPLAY AREA N E L 1 N Ε V-BLANK NON-INTERLACE

BG SCREEN

II.'V SCRULL ① (Scroll range by the combination of modes, and SC size against screen) <Example in case SC size is "3" (SEE NO. 4)>

★In case of 0. 1. 2 & 4

·BG SIZE (8 x 8)




• RANGE OF H-SCROLL: 0~ 511 (Scroll 1-dot to the left by adding !

• RANGE OF H-SCROLL: 0~ 1023 (Scroll 1-dot to the left by adding 1)

- RANGE OF V-SCROLL: 0~ 511 (Scroll 1-dot to the up by adding 1)

• BG SIZE (16x16)

512 DOT



16 DOT 1 û D 0 T

APPENDIX-19 (PPU:


BG SCREEN

H/V SCROLL ② (Scroll range by the combination of modes, and SC size against screen) <Example in case SC size is "3" (SEE NO.4)>

★IN CASE OF MODE-5. MODE-6 & NON-INTERLACE

• BG SIZE [8 x 8]


- BG S12E [16 x 16]




- RANGE OF H-SCROLL: 0~ 511 (Scroll 2-dots to the left by adding 1)
- RANGE OF V-SCROLL: 0~ 1023 (Scroll 1-dot to the up by adding 1)

★IN CASE OF MODE-5 & 6. INTERLACE • BG SIZE [8 x 8]

· BG SIZE [16 x 16]



- *RANGE OF H-SCROLL: 0~ 511 Scroll 2-dots to the left by adding 1:
- *RANGE OF V-SCROLL: 0~ 1023 [Scroll 1-dot to the up by adding 1]



SFX DOCUMENTATION BROUGHT TO YOU BY OPTIROC OF MEGABOYS