## SUPER FAMICOM DOCUMENTATION SFX03

## REGISTER (CPU)



ADDRESS : 4200H No. ! : NAITIMEN NAME CONTENTS: EXABLE FLAG FOR V-BLANK. TIMER INTERRUPT & JOY CONTROLLER READ D 7 D 5 D 4 D ONM I TIMER ENABLE JOY-C 4200H ENABLE V-EN Enable II-EN - JOY CONTROLLER ENABLE - O : Disable Automatic reading of the Joy Controller - 1 : Enable Automatic reading of the Joy Controller ₹ Reading the data can be started at the beginning of V-Blank period, but it takes about for 3 or 4 scanning period until completion of reading. TIMER ENABLE - V-EN: V-COUNT TIMER ENABLE - H-EN : H-COUNT TIMER ENABLE FUNCTION EN EN Disable BUTH II & V 0 Enable II only. IRQ is applied by II-count timer value designated. Enable V only. IRQ is applied by V-count timer value designated. Enable both H & V. IRQ is applied by both H and V count timer value designated. NMI ENABLE: Enable NMI at the point when V-blank begins (When power is turned on or the reset signal is applied, it will be "0".) - O : NMI DISABLE - 1 : NMI ENABLE

ADDRESS : 4201H NAME : WRIO

CONTENTS: PROGRAMABLE 1/C PURT (UUT-PORT)

D7 P6 D5 D4 D3 P2 D1 P()

i /O PORT

D7 | D6 | D5 | D4 | D3 ; D2 | D1 | D0

4 2 0 1 H

- This is a Programable 1 0 port (OUT-PORT). The written data will be output directly from the OUT-PORT.
- When this is used as a INPORT. "I" should be written to the particular bit which will be used as a IN-PORT. The input data can be read by register < 1213115.

ADDRESS : 420211 / 420311

NAME : WRMPYA / WRMPYB

CONTENTS: MULTIPLIER & MULTIPLICAND BY MULTIPLICATION

_1	D 7		D 6		D 5		D 4		D 3		D 2		D 1		D O	_
		i		l	MU	ΙĽ.	TIF	Ļ	1 C /	١'n	D – A	1		•		
	۸7	ļ	AG		A5 ·		٨4	ı	٨3	ļ	A2	1	Al	ļ	AO	4202H
_												<u> </u>				7
		•		,	N	1Ù	LTI	P	LII	ΞŔ	– B	•		•		40001
	B7	į	B6	1	B5	I	B4	ļ	<b>B3</b>	ļ	B2	1	Bl		ВО	4203H

• This is a register, which can set a Multiplicand (A) and a multiplier (B) for Absolute Multiplication of  $^{\circ}A$  (8-BIT)  $\times$  B (8-BIT) = C (16-BIT) $^{\circ}$ 

No. 2

- A PRODUCT (C) can be read by registers <4216H><4217H>.
- Set in the order of (A) and (B). The operation will start as soon as (B) has been set, and it will be completed right after 8-machine cycle period.
- · Once the data of the A-RECISTER is set, it will not be destoroyed until new data is set.

ADDRESS: 4204II / 4205II / 4206II

NAME: WRDIVL / WRDIVH / WRDIVB

CONTENTS: DIVISOR & DIVIDEND BY DIVIDE

D 3 D 2 D 1 0 (1 D 7 D 5 D 4 MULTIPLIER-C (LOW) 4204H C6 | C5 | C4 | C3 | C2 | C1 CO MULTIPLICAND-C (HIGH) 4205H 1 C8 C15 ; C14 | C13 | C12 | C11 | C10 | C9 DIVISOR-B 4206H **B7** B4 B3 B2 Bl BO

- This is a register, which can set a Dividend (C) and a Divisor (B) for Absolute Divide of C (16-BIT) + B (8-BIT) = A (16-BIT)
- The divisor (A) can be read by registers <4214H><4215H>. And the remainder can also be read by registers <4216H><4217H>.
- Set in the order of (C) and (B). The operation will start as soon as (B) has been set, and it
  will be completed right after 16-machine cycle period.
- · Once the data of the A-REGISTER is set. it will not be destoroyed until new data is set.

No. 3

ADDRESS: 4207H / 4208H
NAME: HTIMEH / HTIMEH

CONTENTS: II-COUNT TIMER SETTINGS

	D 7		D 6		D 5		D 4		D 3	D 2		D 1		D O	
		1		1	Н	Ċ	OUN	Ť	ΤI	М́ЕR	1		ı		
	117		116	1	115	i	114	1	113	1 112	1	111	1	110	4 2 0 7 H
1													1		
									•					H MSB	420811
												*		118	

- · This is a register, which can set the II-COUNT TIMER value.
- · The setting value should be from 0 through 339, which is counted from the far left on the screen.
- When the coordinate counter becomes the count value set, the IRQ will be applied. And at the same time. "1" will be written to "timer IRQ" of register <4211H>. READ RESET; Enable/Disable of the interrupt will be determined by setting register <4200H>.
- This countinuous counter is reset every scanning line, therefore once the count value is set, it is possible to apply the IRQ every time the scanning line comes to the same horizontal position on the screen.

ADDRESS: 42091 /420AH NAME: VTIMEL / VTIMEN

CONTENTS: V-COUNT TIMER SETTINGS

D 7		D 6		D 5		D 4		D 3		D 2		D 1		D O	
	ı		1	V-	- ¢ (	מטכ	1 †	TI	M	ER			1		
V7	ļ	V6	1	V5	1	V4		V3	į	٧2	!	V1	١	vo	4209H
<u> </u>													:		' 
														V MSB	4 2 0 A H
													i	1.8	4 2 UAN

· This is a register, which can set the V-COUNT TIMER value.

The setting value should be from 0 through 261(262), which is counted from the far top on the screen. [This line number described is different from the actual line number on the screen.]

- When the coordinate counter becomes the count value set, the IRQ will be applied. And at the same time. "1" will be written to "timer IRQ" of register <4211H>. READ RESET: Enable/Disable of the interrupt will be determined by setting register <4200H>.
- This is a countinuous counter same as H-counter, and it will be reset every time 262(263) lines are scanned. Once the count value is set, it is possible to apply the IRQ every time the scanning line comes to the same vertical line on the screen.

ADDRESS : 420BH

NAME : MDMAEN
CONTENTS : CHANNEL DESIGNATION FOR GENERAL PURPOSE DMA & TRIGGER (START)

D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0

GENERAL PURPOSE DMA ENABLE FLAG

CII7 EN ; CHG EN ; CH5 EN ; CH4 EN ; CH3 EN ; CH2 EN ; CH1 EN ; CH0 EN 4 2 0 B H

· The General purpose DMA consists of 8-channels in total (CHO~ CH7).

- . This register is used to designate the channel out of 8-channels (8-channels maximum).
- The channel which should be used can be designated by writting "1" to the bit of this channel. As soon as "1" is written to the bit (after a few cycles passed), the general purpose DMA transfer will be started.

No. 4

· When the general purpose DMA of the designated channel is completed. the flag will be cleared.

NOTE: Because the data area (register <4300H> ~) of each channel is held in common with the data of each H-DMA channel, the channel designated by the H-DMA channel designation register <420CH> can not be used.

(It is prohibited to write "1" to the bit of the channel)

Therefore, 8-channels (CHO~CH7) should be assigned by the H-DMA and the general purpose DMA.

NOTE: If the H-Blank comes during the operation of the general purpose DMA and the H-DMA is started. the general purpose DMA will be discontinued in the middle, and re-started right after the H-DMA is complete.

NOTE: If 2 or more channels are designated, the DMA transfer will be performed continuously according to the priority order described by Appendix-1.

And also, the CPU stops operation until all the general purpose DAIA are completed.

ADDRESS : 420CH NAME : HDMAEN

CONTENTS: CHANNEL DESIGNATION FOR H-DMA

D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0

H - DMA ENABLE FLAG

CH7 EN CH6 EN CH5 EN CH4 EN CH3 EN CH2 EN CH1 EN CH0 EN 4 2 0 C H

. The H-DNA consists of 8-channels in total (CHO- CH7).

- · This register is used to designate the channel out of 8-channels assimum.
- The channel which should be used can be designated by writting "1" to the bit of this channel. As soon as H-Blank begins (after a few cycles passed), the H-DMA transfer will be started.

NOTE: Once this flag is set. it will not be destroyed cleared) until new data is set.

Therefore, the initial settings are done automatically every field, and the same transfer pattern will be repeated.

And also, the flag is set out of V-BLANK period, the DMA transfer will be performed properly


from next screen frame.

ADDRESS : 4200H

No. 4. a

NAME : MEMSEL

CONTENTS: ACCESS CYCLE DESIGNATION IN MEMORY @ AREA



ACCESS CYCLE DESIGNATION IN MEMORY AREA

0 : 2.68Mllz access cycle

- 1: 3.58MHz access cycle (Only when the high speed memory is used)

- MEMORY ② shows the address (8000H ~ FFFFH) of the bank (80H~ BFH) and all the address of the bank (COH ~ FFH).
- · When power is turnes on or the reset signal is applied, it becomes "0".

ADDRESS : 4210H

NAME : \*RDNMI

CONTENTS: NMI FLAG BY V-BLANK & VERSION NUMBER

D 7 D 3 D 2 D 1 0 6 0 5 D 4 5 A 2 2 VERSION NUMBER BLANK 4210H NMI

MANI FLAG BY V-BLANK: When "1" is written to "MAII ENABLE" of register <4200H>. this flag will show MMI status.

No. 5

r O: NMI status is "Disable" L 1 : NMI status is "Enable"

∰ "!" is set to this flag at beginning of V-Blank, and "O" is set at end of V-Blank. Also, it can be set by reading this register.

MOTE: It is necessary to reset by reading this flag during NMI processing. (See Appendix-3)

ADDRESS : 4211H : \*TIMEUP

CONTENTS: IRO FLAG BY HAV COUNT TIMER

02 0 0 D 7 D 1 DG D 5 D 3 D 4 TIMER 4211H IRQ

IRO FLAG BY H/V COUNT TIMER

: (In case the Timer Enable is set by "Timer Enable" of register <4200H>:) as soon as H/V counte timer becomes the count value set. 1RQ will be applied and "1" will be set to this flag. This flag is "READ-RESET".

Even if V-EN="0" and H-EN="0" are set by "Timer Enable" of register <4200H>, this flag will be reset.


- 0: Either II/V count Timer is in active or disable

1 : HAV Count Timer is Time-Up

ADDRESS : 4212H

NAME : #HVBJOY

CONTENTS: H/V BLANK FLAG & JOY CONTROLLER ENABLE FLAG



ADDRESS : 4213H NAME : \*RDIO

CONTENTS: PROGRAMABLE 1/O PORT (IN-PORT)

_	0.7		DG		D 5		D 4		D 3		D 2		D I		D O
		1		ì		i,	<b>/</b> 0	٠	POF	ŧΤ		ı		i	
	D7	:	DG	i	<b>V</b> 5	;	D4	i	D3	:	D2	į	Di		DO

4213H

No. 6

- This is a Programable 1 0 port (1N-PORT). The data which is set to the 1N-PORT should be read directly.
- . The bit which "!" is written by register <4201H> is used as the IN-PORT.

No. 7

ADDRESS : 4214H / 4215H NAME : \*RDDIVL / \*RDDIVH

CUNTENTS: QUOTIENT OF DIVIDE RESULT


D 7	D 6	D 5	D 4	D 3	D 2	D 1	DО	_
	I	ουοτ	İENT	- A	LOW	')	1	
۸7	1 46	A5	<sub> </sub> ^4	l <sup>A3</sup>	1 A2	1 A1	; AO	421411

		C	งบอา	ENT-	- A (H	I GH)		i		
A	115	A14	A13	۸12	A11	۸۱0	۸9	١	A8	4215H

- This is a Quotient (A), which is a result for Absolute Divide of
   C (16-BIT) ÷ B (8-BIT) = A (16-BIT)
- Dividend (C) and Divisor (B) are set by registers <4204H> <4205H> <4206H>.

ADDRESS : 4216H / 4217H
NAME : \*RDMPYL / \*RDMPYH

CONTENTS: PRODUCT OF MULTIPLICATION RESULT OR REMAINDER OF DIVIDE RESULT



### ① IN CASE OF MULTIPLICATION

- This is a Product (C) which is a result for Absolute Multiplication of
   A (8-BIT) × B (8-BIT) = C (16-BIT)
- · A Multiplicand (A) and a Multiplier (B) are set by registers <4202H> <4203H>.

### IN CASE OF DIVIDE

- This is a Remainder which is a result for the Absolute Divide of
   C (16-BIT) ÷ B (8-BIT) = A (16-BIT) · · · REMAINDER (8 or 16-Bit)
- A Dividend (C) and a Divisor (B) are set by the registers <4204H> <4205H> <4206H>.

ADDRESS : 4218H / 4219H / 421AH / 421BH / 421CH / 421DH / 421EH  NAME : JOY1L / JOY1H / JOY2L / JOY2H / JOY3L / JOY3H / JOY4L  CONTENTS : DATA FOR JOY CONTROLLER I. II. III. & IV  D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0		<u>No. 8</u>
JOY CONTROLLER-I (LOW)  X Y TL TR  BUTTON BUTTON BUTTON BUTTON	4 2 1 8 1!	
JOY CONTROLLER-1 (HIGH)  A B   SELECT   START   JOY PAD  BUTTON   BUTTON   BUTTON   UP   DOWN   LEFT   RIGHT	4 2 1 9 H	
JOY CONTROLLER-II (LOW)  X Y TL TR BUTTON BUTTON BUTTON   1	4 2 1 A H	
JOY CONTROLLER-IN (HIGH)    B	4 2 1 BH	
JOY CONTROLLER-II (LOW)	421CH	
JOY CONTROLLER-W (HIGH)  A B   SELECT   START   JOY PAD  BUTTON   BUTTON   BUTTON   UP   DOWN   LEFT   RIGHT	421DH	EXPANDED CONNECTOR
JOY CONTROLLER-N (LOW)	421EH	
JOY CONTROLLER-IV (HIGH)  A B SELECT START JOY PAD  BUTTON BUTTON BUTTON UP DOWN LEFT RIGHT	42!FH	
· Registers <4016H> <4017H> can be used the same as the Family	Computer.	
D7 D6 D5 D4 D3 D2 D1 D0	1	for Controller 1
4 O 1 G H WR : ; ; ;	4016H bl : Data 0UTO. OUT1. OUT2	for Controller III
4 O 1 7 H RD	l   4017H DO : Data	for Controller II
	J 4017H D1 : Data	for ControllerIV
NOTE: Whether the standard joy controllers are connected to the by reading 17th bit of 4016H and 4017H. (See page-22)  O: connected	SFX unit or not	can be reffered
L 1: not connected		

ADDRESS : 43XOH (X : CHANNEL NUMBER <0 ~7>) No. 9 CONTENTS: PARAMETER FOR DMA TRANSFER D 7 D 6 D 5 D 4 D 3 D 2 D 1 A BUS ADDRESS CH TRANSFER CH CH  $43 \times 011$ WORD SELECT INC/DEC | FIXED D2 \* TYPE D1 , DO DMA TRANSFER WORD SELECT \*: Transfer GENERAL PURPOSE DMA: B-ADDRESS CHANGE METHOD DESIGNATION PER CHANNE Origination סע ו וע ADRESS TO BE WRITTEN 0 0 0 1-ADDRESS 0 0 2-ADDRESS (VRAM etc.) L.H 1 1-ADDRESS 0 1 0 2-ADDRESS (WRITE TWICE) L. L. H. H. 0 1 1 1 0 0 4-ADDRESS L. H. L. H H-DMA: The number of byte to be transfered per line and write method designation ADRESS TO BE WRITTEN DO : F OF BYTE TO D2 | D1 | BE TRANSFERED 1 - BYTE 1-ADDRESS (1) 0 0 0 (2)0 0 2 - BYTE 2-ADDRESS (VRAM etc.) L. II 3 - BYTE WITE TWICE (1) 0 0 1 2-ADDRESS WRITE TWICE L. L. H. H (2) 4 - BYTE 0 1 1 0 4 - BYTE 4-ADDRESS L. H. L. H (4) FIXED ADDRESS FOR A-BUS & AUTOMATIC INCREMENT/DECREMENT SELECT [IN CASE OF GENERAL PURPOSE DMA] - O : AUTOMATIC ADDRESS INCREMENT/DECREMENT — 1 : FIXED ADDRESS ≤To be used when clearing VRAM etc. - 0 : AUTOMATIC INCREMENT (In case "0" is written to D3 - 1 : AUTOMATIC DECREMENT - TYPE DESIGNATION [H-DAMA ONLY] : Addressing mode designation when accessing the data See Appendix-2

☐ 1 : B-BUS —A-BUS (PPU — CPU MEMORY)

※ For example, in case the DMA transfer is performed from CPU memory to PPU. "O" should be written.

— O : ABSOLUTE ADDRESSING

1 : INDIRECT ADDRESSING

— 0 : A-BUS — B-BUS (CPU MEMORY → PPU)

(See Appendix-1)

TRANSFER ORIGINATION DESIGNATION: Transfer Direction A Bus—B Bus, B Bus—A Bus Designation

ADDRESS : 43X111 (X : CHANNEL NUMBER <0 ~7>)

NAME

CONTENTS: B-BUS ADDRESS FOR DMA

D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0

| B-ADDRESS | BA7 | BA6 | BA5 | BA4 | BA3 | BA2 | BA1 | BA0 | BA0

- · This is a register, which can set the address of B-bus.
- Whether this is the address of the "Transfer Desitination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register <4300N>.

A-BUS

Direction can be designated by "Transfer Origination"

B-BUS

Actual address is 0021XXII.

(XX: value by this register)

No. 1 0

When the H-DMA is performed, it will be the address of the "Transfer Desitination".

ADDRESS : 43X2H / 43X3H / 43X4H (X : CHANNEL NUMBER <0 ~7>)

NAME :

CONTENTS : TABLE ADDRESS OF A-BUS FOR DMA <A1 TABLE ADDRESS>

D T D G D S D 4 D 3 D 2 D 1 D 0

A 1 TABLE ADDRESS (LOW)

A7 A6 A5 A4 A3 A2 A1 A0

A1 TABLE ADDRESS (HIGH)

A15 A14 A13 A12 A11 A10 A9 A8

A TABLE BANK

A23 A22 A21 A20 A19 A18 A17 A16


- · This is a register, which can set the address of A-bus.
- Whether this is the address of the "Transfer Desitination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register (4300H).
   50° should be written to D7 except a special case.
- In the H-DMA mode, the address of the transfer origination is designated except a special
  case. Therefore, for the CPU area designated by this address, the data (Appendix-2) must be
  set by the absolute addressing mode or the indirect addressing mode.
- This address becomes the basic address on the A-Bus during DMA transfer period, and the address will be increased or decreased based on this address.
   (When the general purpose DMA is performed, it will be decreased.)

ADDRESS : 43X511 / 43X6H / 43X7H (X : CHANNEL NUMBER <0 -7>) No. 1 1

NAME

CONTENTS: DATA ADDRESS STORE BY II-DMA


& NUMBER OF BYTE TO BE TRANSFERED SETTINGS BY GENERAL PURPOSE DMA



(In case of H-DMA)

 $43 \times 5H$ 


(In case of General Purpose DMA)



(In case of H-DMA:

 $4.3 \times 6H$ 

(In case of General Purpose DMA)



(In case of H-DMA)

 $43 \times 7H$ 

### IN CASE OF H-DMA

This is a register which the indirect address will be stored automatically in the Indirect addressing mode.

The indirect address means the Data Address described on Appendix-2.

It is not necessary to read or write directly by the CPU except in special cases.

### • IN CASE OF GENERAL PURPOSE DMA

This is the register, which can set the number of byte to transfer or to be transfered. However, the number of Byte (0000H) means 10000H.

ADDRESS : 43X8H / 43X9H (X : CHANNEL NUMBER <0 ~7>)

NAME

CONTENTS: TABLE ADDRESS OF A-BUS BY DMA <A2 Table Address>

D 7	D 6	D 5	D 4	D 3	D 2	D 1	DO	
	A 2	TABL	E A	DRE	SS (I	OW		
۸7	AG	<sub> </sub> A5	۸4	АЗ	, A2	A1	l AO	4 3 × 8 l
	1 4 0	TABLI		, D. F. C	(1)	CIII	1	

	Λ2	TABLE	ADDRESS	(H   GH)	
A15	A14	A13	A12   A11	A10   A9   A8	43

 $4.3 \times 9H$ 

- This is the address, which is used to access the CPU and RAM, and it will be increased automatically.
   (See Appendix-2)
- The data of this register is used as the basic address which is the address set by the "At Table
  Address". Afterwards, because it will be increased (or decreased) automatically, it is necessary
  to set the address into this register by the CPU directly.

However, if the data which is transferred needs to be changed by force, it can be done by setting the CPU memory address to this register.

And also, the address of the CPU which is accessed currently will be changed by reading this register.

H-DMA ONLY

ADDRESS: 43XAH (X: CHANNEL NUMBER <0 ~7>)

NAME

CONTENTS: THE NUMBER OF LINE TO BE TRANSFERED BY H-DMA

_	D 7	D 6	D	5		D 4		D 3		D 2		D 1		D O
(	-אס:		1		Ν̈́U	JME	ĖF	? (	ρĖ	LI	Ν̈́Ε	:	•	
	TINUE	LG	!!!	L5	;	1.4	:	L3	į	L2	i	Lı	i	LO


 $4.3 \times AH$ 


- · This is a register which shows number of line for H-DMA transfer. See Appendix-2:
- The number of line written to the CPU memory will be the basic number of line, it is not necessary to set the address into this register by the CPU directly.

## SUPER FAMICOM DOCUMENTATION SFX03X


# REGISTER (CPU) APPENDIX









ABSOLUTE ADDRESSING (TYPE-O) .... This is a mode to transfer the data of the address designated by the TABLE ADDRESS.



INDIRECT ADDRESSING (TYPE-1) .... This is a mode to transfer the data of the address designated by the Data Address, which is stored to the address designated by the Table Address.




### DETECT BEGINNING OF V-BLANK




The "Blank NMI" flag of register <4210H2 will be set at beginning of V Blank and will be reset at end of V-Blank. Also, it can be reset by reading register <4210H2. <EXAMPLE:

1. In case of detecting the beginning of V-Blank by NMI:



2. In case of detecting the beginning of V-Blank by the flag



### SUMMARY OF REGISTERS

### REGISTERS (WRITE: S-PPU

### YOOKEZZ 15 N $\mathfrak{B}$ $\mathbb{C}$ 01 $\mathfrak{D}$ Fade IN/OUT (0 ~15) 2100H Blanking OU Size Select OBJ Name Base Address 2101H **CBJ Name Select** OW AUTLESS 21031 GMI Proprity Rotation; OW Altress 21031 OW Data (Lox High) 2104H BC 16 x 16 Size BC3 : BC2 BG Node (0~7) 21051 BC3 Priority BC1 Mosaic Enable 803 | 802 21001 Mozaic Size EC4 , BC1 21071 BCI SC Base Aldress BCi SC Size 2109H BC2 SC Base Alliress BCZ SC Size 21001 BC3 SC Base Address BC3 SC Size 21044 BC4 SC Base Address XI SI Size 21081 DC2 Name Base Address BG1 Name Base Address 21001 BC4 Name Base Address BCG Name Base Address 2100H BCI H-Offset (Lox High) 210EH BG1 V-Offset (Low High) 21CFH BCZ H-Offset (Lox High) 21101 BC2 V-Offset (Low High) 2111H BC3 H-Of(set (Lox Hist)) 21124 BC3 V-Offset (Lox High) 21131 BC4 H-Offset (Lox High) 2114H BCA V-Offset Lox High) 21151 III Inc. ! V-RAM Address Sequence Abde Full Grantic | SC Increment 21101 V-RWI Aldress (Low) 207.0 V-RAM Address (High) 2::91 V-RW Data (Lov) 2::21 V-RAM Data (High) 21 LVI Screen Flip Screen i

### REGISTERS (WRITE: S-PPU

ACCHESSS	77
211BH	167   165   155   154   153   152   151   150
	THE TAXABLE PARTIES.
21101	Abtrix Parameter 8 'Los, High
2101	Matrix Parameter C (Low High)
21101	Matrix Parameter D (Loc High)
21 IFH	Center Position X (Low High)
21201	Center Position Y (Lox High)
212111	CG-RWI Address
21231	CC-RWI Data (Low High)
21231	12 BY   18 Window   18 OUT   12 BY   18 OUT   18 BY   18 BY   18 OUT   18
21241	NO EN   IN-LUT
21251	Color Window  12 EN   IN UIT   WI EN
21331	Window ID Position (0 ~ 155)
21271	Window III Position (0 ∼ 235)
2125H	Window 12 Position (0 ∼ 255)
21231	Window H3 Position (0 ∼ 255)
212AI	BC4   BC3   BC2   BC1
21:2 <del>1</del> H	Window Logic Color (BU
212CH	Through Main  OOU SCA ; KG3 , BG2 , B
21:30H	Through Sub 08U , 8C1 , 8C3 , 8C2 , R
212EH	! Through Ahin (Window) ! OOU   BG1   BG2   BG2   B
21 <b>25</b> H	Through Sub (Window)  OBJ   BC4   EC3   BC2   B
2130H	Window (N-UFF   CC -ADD : Dir   Skin SF (A)   Sub SF (B)   Enable Set
2131H	.00.938   1.2
21331	Color Constant Onta  Blue   Green   Red   Color Brilliance Onta
21331	EXT. EXT. Pseudo 22:20 (IN)-V Inte
21311	VPY (Lov)
21351	MPY (Mid)
213 <b>3</b> H	MY (High)

### REGISTERS (READ) S-CPU

A208E255	07	; 06	. 05	l Di	ı	DC.	1	Ľ	i	Dì	!	œ
21374	Soft Latch for HV Counter											
2135H	ON Data (Lox High)											
21301	Y-RAM Duta (Low)											
213VI	V-RW Data (High)											
2:301	OC Data (Los: High)											
21301	Output Data of H-Counter (Lox High)											
23331			Output	Data of	V-C	xnler	(Lo	K Hig	tu-		,	
21334	Time   Range   Master   SCTT Version Number									,		
21371	Field EXT NTSC-PAL SCT8 Version Number											
21401				APU	1/0	Port						
514JII				APU	1/0	Port						
214234	APU I/O Port											
21431	APU I/O Port											

### REGISTERS (WRITE) S-CPU

Y008522	07 ! 06	D5 D1	100	Œ	;	DI	Ŋ
<b>+200</b> H	MU Emble	Timer Enable V-EN   H-EN					Joy-C Erable
+3301H		LO P	ort				
-2331		ltiplidلا	cand-A				
10001		Multipl	ier-B	·		***	
43041		Dividend-	C (Low)				
रक्ता		Dividend	(High)				
रक्रम		Diviso	r-B				
<b>-227H</b>		V-Counte	r Timer				
2391						i	HAGB
ःअस		V-Counter	Timer				
-ECD/Hi							V-4RR
- <b>CO</b> I	טה פא , סופ פא ,	Ganeral Purcose D OS EN , UN EN ,	N :Emble   OB EN	lagi OD EX	; 01	EN ,	na ex
±33H	סה פיין מס פיין	OB EY OH EY;	ie Flag) OB EV ,	02 EV	, 00	EN ,	אם מס
-1200H							268 /358


.723900V	97	: 26 -	ಜ	:	ш	i	W	;	R2	;	D!	,	00
<b>\$</b> 210H	Blank NU					:		5	NC H	rsia	) hund	er .	
4211H	Timer (RL)												
ব্যেস	Y-Blank	H-Blank						******				-	:
42131					L	O Poi	rt					•	
ব্যেখা		<del></del>			Quoti	dil	Low						•
<b>1</b> 2151			,		Quoti	cni	dligh						
4216H			Proc	tuci-	C /	Runa	nuer		!la	V)			-
<b>-2217H</b>			Proc	duct -	c .	Rumi	ınder		Hi	dı)			_
42181				Jos	Cunti	olle	r I	الما	1)	,			_
<b>42</b> 19H				Jos	Cont	olle	r I	diis	ήι				
421AH				Jos	Contr	olle	r II	(Lo	c)				
421BH				Jos	Contr	olle	- 11	His	th)				
421OH				Jos	Contr	olle	r III	(lo	r)		<u></u>	•••••	
<b>1210H</b>				Jos	Contr	olle	r III	dlis	สม				
12181				Jo	Contr	oile	r IV	(la	"				•
421FH				Jos	Contr	olle	r IV	Offic	h)				

### REGISTERS (WRITE) S-CPU

07 : Onmel 40

ADDRESS.	07 1 00 15 D4 1 D3 1 D2 D1 1 D2									
13/21	OR ON Type A-Bus Aidress ON Transfer Nord Sel									
43'011	CRV 8-Address									
13/31	UN At Table Address (Low)									
13/31	ON At Table Address (High)									
13/14	ON A-Table Bank									
15/21	ON Data Address (IEDA); Aumber of Byte to be transfered (Ceneral purpose UA);									
13/CH	OR Data Arkiress (H-DAL)  Number of Byte to be transferred (General purpose DAL)									
12/21	CIK Data Pank (II-DAN)									
13/31	ON A2 Table Address (Low)									
13/31	ON A2 Table Address (High)									
43KH	Continue Number of Line									

Note: T-Org means the "Transfer Origination".



### SFX DOCUMENTATION BROUGHT TO YOU BY OPTIROC OF MEGABOYS