

Noakhali Science & Technology University

Assignment Title: Computer Architecture and Organization

Course Code: CSTE 2209

SUBMITTED TO:

Dr. Nazia Majadi

Associate Professor

Computer Science and Telecommunication Engineering

SUBMITTED BY:

Mohammad Borhan Uddin

Roll: ASH2101008M

Year:02 Term:02

Computer Science and Telecommunication

Engineering

Date:10/01/2024

(1) consider the multiplication of two unsigned numbers 12 and 10 using odd-shift method show the process using odd-shift method in a tobular form.

601n :

ariven numbers are 12 and 13.

12 -> 1100 (M)

 $100 \rightarrow 1101 (0)$

Considering a 4 bit computer anchitecture. 60, A will be '0000' and c=0 initially.

M	C	Α	Ø	Openation	
1100	0	0000	1101	Initialization	
1100	0	1100	1101	1st Cycle: Adding (A = A+M)	
1100	0	0110	0110	Right shifting (CAB)	
1100	O	0 01 1	0011	2nd Cycle: Right shifting (cAg)	
1100	٥	11 11	0011	ORD Cycle: Adding A= A+M	
1100	O	0111	1001	Pight Shifting ((AQ)	
1100	l	0011	1001	4th cycle: Adding A-A+M	
11 00	υ	1001	1100	Right Shifting (CAQ)	

So. the answer will be,
(1100) 2 x (1101) 2 = (10011100) 2

(2) Write a short note on hybrid memory arrelitecture what do you mean by instruction pipelining? What one—the benifit of it? Explain with a real case example.

50/n:

Hybraid memory anchitecture refers to a computer system that combines both shared memory and fastest distraibuted memory components. The largest and fastest computers utilize this both types of memory means by braid memory orchitecture.




Figure: Hybrid memory architectane

sharred memory component is -typically a cache coherent symmetric multiprocessing (SMP) machine, where processon can access the machine's memory og if it were global. On the other hand, the distributed memory components involves the networking of multiple SMP's, where each SMP only knows about its,

own memory and trequited network communication to move data between SMP's.

Instruction pipelineng, on the othe hand, is a technique used in computer processor to improve periformance by allowing multiple instructions into smaller stages and each stage is periformed by a different part of the processor. This allow instructions to overlap in execution, resulting in increased throughput and faster processing

One of benifits of instruction pipelining is

One of benifits of instruction pipelining is improved efficiency. By breaking down instructions into smaller stages and executing them concurrently the processor can make better use of its resources and complete instruction more quickly. The parallelism is also invisible to the programmers.

In modern cpu's instruction pipelining is used. In a pipelined processor, different stages work simultaneously to Jetch, decode, execute and write back instruction. The overlapping improves performance and tresources utilization.

Example of instruction pipelining with no branch operation:

Step	1	2	3	4	5	6	7	8	9
	FI	DA	FO	ΕX					State of the State
2	Law town	FI	DA	Po	Ε×				
3			F.I	DA	FO	EX			
4	ALERE AND AND THE STREET			F1	DA	FO	EX	portion of page and an arrange of the second	
5				program or annual transfer and the second of	FI	DA	Fo	ΕX	
6				CONTRACTOR OF THE PROPERTY OF	enthrope pro that entrate to atheres	FI	DA	FO	EX

* FI = Fetch Instruction * FD = Fetch Operation * DA = Decode Instruction * Ex = Execute Instruction

(iii) What one the differences among Tread-mostly memory?


Read-mostly memory is designed for applications where read operations are much more frequent than write operation. It offers non-violatile, ensuring data operation. It offers non-violatile, ensuring data operation. It offers are commonly three types of read mostly memory: EPROM, EEPROM and Flash memory. The difference between among memory of other withten below:

-		TO THE PARTY OF THE STORY CONTOURNESS THE CONTOURNESS THE PARTY OF THE CONTOURNESS THE CONTO		
EPROM	EEPROM	Flash memorcy		
Writing to an EPROM con take up to 20 minutes.	Writing to an EEPpom can take Beveresal hundred microsecond per byte.	It takes one one for fow seconds to be written to		
Its have a tright density means a lot of information can be stored in small space.	than EPROM's.	Flash memory have a high density compare to EPROM's.		
EPROM is erosed by exposing it to ultraviolate rediation.		etroseable, but it is done in large		
943 expensive.	9t's mora expensive than EPROM's.	9t's intermediate in cost between than two.		
Ing lifespon but atte limited by the numbers of times, they can be exaged and tuprogrammed.	9t's hove shortete lidespon than EPPOM's.	Flash memoty has a Lifespan comparable to EEPROM'S but mothe dutable because it doesn't degreade with toad operations.		

(4) Drow a flowchout for single intercrupt processing. Explain in details.

Soln:

The occurrence of an interrupt dires a numbers of events both in processor harabane and software. Figure below displays a sequence.



When an I/o device completes an I/o operation. The below sequence of hardwater events take place:

- 1) The device issue an interment signal to processor.
- 2) Processon completes execution of connent instruction before responding to interrupt.
- 3) Processor tests for interrupts and sends on ostnowledgement signal to device that issued interrupt.
- 4) The minimum information needed to be storred for task being contruntly executed before apa stats.

 executing interrrupt routine once:
 - (a) status of processor that in contained in negister known of program that is status world (PSW)
 - (b) Location of next instruction to be executed, of concentry executing program—that is contained in Program counter (PC).
- 5) Processor now loads PC with entry location of intercoupt-Randling program which will traspond to this intercrupt condition. Once PC has been loaded, processor proceeds to exocute next instruction, which is the next instruction eyele that begins with an instruction deten. Since the instruction fetch is determined by contents of instruction fetch is determined by contents of the Pe, tresult is that control is transferred to intercept handler program. The execution Toxult in the subsequent operations.

- DPC and PSW Tretating to interrrupted program have altready been saved on system stock Additionally the contents of processor Tragisters are also needed to be saved on stack which are used by called interrrupt servicing Poutine since these tragisters may be midified by interrrupt Randlen.
- 7) Interrupt hundler next processes interrupt the
- 8) When intercrupt processing is finish, saved togister values one tectroieved from stock and tostorced to registers that are displayed in figure.
- 9) final step is to restorce values of PSN and Pc from stack. Consquently the instruction to be executed will be from proviously intercoupted program.