

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>		<ECN>	<ECO_DESCRIPTION>

J110 MLB SCHEMATIC

09/25/14

Page	Contents	Sync
1	1 Table of Contents	MASTER
2	2 BOM Configuration	J43_MLB 01/17/2013
3	3 BOM Variants	MASTER
4	4 PD Parts	MASTER
5	5 CPU GFX/NCTF/RSVD	WILL_J43 09/13/2012
6	6 CPU Misc/JTAG/CFG/RSVD	WILL_J43 09/13/2012
7	7 CPU DDR3/LPDDR3 Interfaces	WILL_J43 09/13/2012
8	8 CPU/PCH POWER	J43_MLB 10/02/2012
9	9 CPU/PCH GROUNDS	J43_MLB 01/11/2013
10	10 CPU Decoupling	LABEL_J41 09/13/2012
11	12 PCH Decoupling	WILL_J43 12/17/2012
12	13 PCH Audio/JTAG/SATA/CLK	WILL_J43 02/20/2013
13	14 PCH PM/PCI/GFX	J43_MLB 09/13/2012
14	15 PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43 01/14/2013
15	16 PCH GPIO/MISC/LPIO	WILL_J43 12/17/2012
16	18 CPU/PCH Merged XDP	WILL_J43 02/20/2013
17	19 Chipset Support	J43_MLB 01/09/2013
18	20 Project Chipset Support	J43_MLB 01/17/2013
19	22 DDR3 VREF MARGINING	WILL_J43 02/04/2013
20	23 LPDDR3 DRAM Channel A (0-31)	MASTER
21	24 LPDDR3 DRAM Channel A (32-63)	MASTER
22	25 LPDDR3 DRAM Channel B (0-31)	MASTER
23	26 LPDDR3 DRAM Channel B (32-63)	MASTER
24	27 LPDDR3 DRAM Termination	J43_MLB 09/21/2012
25	28 Thunderbolt Host (1 of 2)	T29_RR 01/19/2013
26	29 Thunderbolt Host (2 of 2)	T29_RR 12/17/2012
27	30 TBT Power Support	WILL_J43 12/17/2012
28	32 Thunderbolt Connector A	T29_RR 10/26/2012
29	35 Wireless Connector	J43_MLB 10/02/2012
30	37 SSD Connector	J43_MLB 02/20/2013
31	39 Camera 1 of 2	J43_MLB 01/09/2013
32	40 Camera 2 of 2	J43_MLB 09/14/2012
33	46 External A USB3 Connector	J43_MLB 02/20/2013
34	48 IPD Connector	J43_MLB 01/17/2013
35	50 SMC	WILL_J43 12/17/2012

Page	Contents	Sync
36	51 SMC Shared Support	WILL_J43 12/17/2012
37	52 SMC Project Support	J43_MLB 02/20/2013
38	53 SMBus Connections	J43_MLB 09/28/2012
39	54 High Side Current Sensing	SID_J41 02/26/2013
40	55 Voltage & Load Side Current Sensing	SID_J41 02/26/2013
41	56 Debug Sensors 1	SID_J41 02/20/2013
42	58 Thermal Sensors	J43_MLB 09/13/2012
43	60 Fan	J43_MLB 01/09/2013
44	61 SPI Debug Connector	YHARTANTO_J44 09/04/2012
45	64 Audio: Speaker Amp	J43_MLB 09/04/2012
46	69 Battery Connector & Hall Effect	MASTER
47	70 DC-In & G3H Supply	J43_MLB 09/13/2012
48	71 PBus Supply & Battery Charger	J43_MLB 10/09/2012
49	72 CPU VR12.6 VCC Regulator IC	J43_MLB 10/21/2012
50	73 CPU VR12.5 VCC Power Stage	J43_MLB 09/17/2012
51	74 LPDDR3 Supply	J43_MLB 10/02/2012
52	75 5V S4RS3 / 3.3V S5 Power Supply	J43_MLB 09/10/2012
53	76 1.05V S0 Power Supply	J43_MLB 09/13/2012
54	77 LCD/KBD Backlight Driver	J43_MLB 10/04/2012
55	78 Misc Power Supplies	J43_MLB 10/04/2012
56	80 Power FETs	J43_MLB 09/16/2012
57	81 Power Control	J43_MLB 09/11/2012
58	83 Internal DisplayPort Connector	J43_MLB 11/13/2012
59	95 LIO Connector	CLEAN_J41 12/17/2012
60	100 Power Aliases	WILL_J43 12/17/2012
61	102 Signal Aliases	MASTER
62	104 Func Test / No Test	WILL_J43 12/17/2012
63	105 Project FCT/NC/Aliases	MASTER
64	110 PCB Rule Definitions	J43_MLB 10/24/2012
65	111 CPU Constraints	J43_MLB 09/21/2012
66	112 PCH Constraints 1	CLEAN_J41 11/13/2012
67	113 PCH Constraints 2	J43_MLB 09/14/2012
68	114 Memory Constraints	CHINMAY_J41 09/07/2012
69	115 Thunderbolt Constraints	CHINMAY_J41 09/07/2012
70	116 Camera Constraints	CHINMAY_J41 09/13/2012
71	117 SMC Constraints	CHINMAY_J41 09/13/2012
72	118 Project Specific Constraints	J43_MLB 09/13/2012
73	120 Reference	MASTER

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00384	1	SCHEM,MLB,J110	SCH	CRITICAL	
820-00164	1	PCBF,MLB,J110	PCB	CRITICAL	

DRAWING
TITLE:MLB
DRAWING NUMBER:MLB
REVISION:00
PAGE:1 OF 120
SHEET:1 OF 73

PRODUCT SAFETY REQUIREMENTS:

PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	1 OF 120		
SHEET	1 OF 73		

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE , COMMON , MLB_MISC , MLB_DEBUG : PVT , MLB_PROGPARTS
MLB_MISC	PSSV5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLER:IISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS,SSD_LPSR:S3
MLB_DEVEL:ENG	ALTERNATE , BKLT:ENG,XDP_CONN,DDRREF_DAC,SOPGOOD_ISL,DBGLED,ISNS:ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	XDP_SAMCONN
MLB_DEBUG:PVT	BKLT:PROD,XDP_SAMCONN,ISNS:ENG,DBGLED,XDP_CONN
MLB_DEBUG:PROD	BKLT:PROD,SAMCONN,XDP,ISNS:PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	CPU_ME_I2C:YEC,CPU_VIO_I2C:YEC,DRAM_I2C:YEC,PVDS_I2C:YEC,AIRPORT_I2C:YEC,SDU_I2C:YEC,LICM2_I2C:YEC,PVDS_I2C:YEC,VVDS_I2C:YEC,OTTER_I2C:YEC,CAM_I2C:YEC,CPU_VIO_I2C:YEC,FAMU_I2C:YEC
ISNS:PROD	CPU_ME_I2C:YEC,CPU_VIO_I2C:YEC,DRAM_I2C:YEC,PVDS_I2C:YEC,AIRPORT_I2C:YEC,SDU_I2C:YEC,LICM2_I2C:YEC,PVDS_I2C:YEC,VVDS_I2C:YEC,OTTER_I2C:YEC,CAM_I2C:YEC,CPU_VIO_I2C:YEC,FAMU_I2C:YEC

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB
DDR3:MICRON_8GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:MICRON_8GB
DDR3:HYNIX_16GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:H, DRAM_TYPE:HYNIX_16GB
DDR3:SAMSUNG_16GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:SAMSUNG_16GB
DDR3:ELPIDA_16GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:ELPIDA_16GB
DDR3:MICRON_16GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:H, RAMCFG3:H, DRAM_TYPE:MICRON_16GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	ESDZOM_4MBIT_SPI_50MHZ_1.8V_ISOBIS	U2890	CRITICAL	TBTROM:BLANK
341S00159	1	T29_ESDZOM_FALCON RIDGE(V27.1), PROTO 0_J110/J113	U2890	CRITICAL	TBTROM:PROG
338S1214	1	IC_SMC12-B1_40MHz_50MHz MCU_1573CA	U5000	CRITICAL	SMC:BLANK
335S00006	1	IC_SERIAL_FLASH_64_MBIT_IV_NOR2N_QR=1	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S00007	1	IC_SERIAL_FLASH_64_MBIT_IV_NOR2N_QR=1	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S00153	1	IC_EFI ROM(V0108). PROTO 0_J110/J113	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00029	1	BNW_QCH9_D0_1.8_15W_2x2.0_7.4N_B1168	U0500	CRITICAL	CPU:2.1GHZ
337S00073	1	BNW_QCHB_D0_1.6_15W_2x2.0_6.4N_B1168	U0500	CRITICAL	CPU:1.6GHZ
338S00069	1	IC_THT_PR-2C_288_12x12_FC-CSP_TRAY	U2800	CRITICAL	
338S1264	1	IC_BCM15700A2XFB4G_S2_CMAA_X8X_208FCBGA	U3900	CRITICAL	
607-6811	1	ASSEMBLY_SUBASSY_PCHA_HALL_EFFECT_K99	J6955	CRITICAL	J110_MLB
946-5477	1	UV_GLUE_MLB_J41_J43	GLUE	CRITICAL	
825-7670	1	LABEL_TEXT_MLB_K21/K78	LABEL		
376S00036	2	MOSFET_N-CH_25V_10A_9.6M_RP_3.3X3_3_DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S00037	2	MOSFET_N-CH_25V_10A_6.1M_RP_3.3X3_3_DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN
376S1194	2	MOSFET_N-CH_30V_15.3A_12M_RP_3.3X3_3_DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET_N-CH_30V_22A_6.0M_RP_3.3X3_3_DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1	SOLDERPASTE		CRITICAL	
825-7987	1	LABEL_MLB_J41/J43	NEW_LABEL		

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC_SDRAM_8GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC_SDRAM_16GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S00001	4	IC_SDRAM_23NM_8GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S00003	4	IC_SDRAM_23NM_16GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0793	4	IC_SDRAM_8GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0791	4	IC_SDRAM_16GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0793	4	IC_SDRAM_8GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0791	4	IC_SDRAM_16GB_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_8GB
333S0789	4	IC_SDRAM_25nm_32Gb_LPDDR3-1600_178P_FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_16GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Module Alt for Solder dual
376S1129	376S0855		ALL	EDP Alt for Solder dual
376S1089	376S1128		ALL	EDP alt for Zilco single
138S0684	138S0660		ALL	Marita alt to Taiyo Ueda
138S0703	138S0648		ALL	Marita alt to Taiyo Ueda
152S0586	152S1301		ALL	Daikin/Widney alt to Cypress
372S0186	372S0185		ALL	EDP alt to Zilco
197S0479	197S0478		ALL	Future Space alt to HME
376S1053	376S0604		ALL	Blade alt to Fairchild
371S0713	371S0558		ALL	Zilco alt to ST Micro
128S0371	128S0376		ALL	Reset alt to Marpo
152S1821	152S1757		ALL	Cypress alt to NEC
197S0480	197S0343		ALL	HME crystal alt to TEC
197S0481	197S0343		ALL	Spansion crystal alt to TEC
107S0254	107S0241		ALL	Cypress sense alt to TPT
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Reset alt to Zilco
128S0397	128S0325		ALL	Reset alt to Zilco
377S0155	377S0104		ALL	Onboard alt to Infineon
128S0398	128S0220		ALL	Reset alt to Marpo
197S0542	197S0544		ALL	HME alt to TEC
197S0545	197S0544		ALL	Spansion alt to TEC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Marita alt to Samsung
376S00014	376S0761		ALL	Onboard alt to Widney
152S1876	152S1804		ALL	TME alt to Zilco
107S0255	107S0240		ALL	Cypress alt to TPT
107S0250	107S0248		ALL	Cypress alt to TPT
870-5074	870-1938		ALL	ALT FONO PIN W_O CAP
870-5071	870-1940		ALL	ALT FONO PIN W_O CAP
860-3428	860-1327		ALL	ALT STANDOFF W_O_NYLAR
860-3690	860-1328		ALL	ALT STANDOFF W_O_NYLAR
333S0787	333S0677	DRAM_TYPE:HYNIX_4GB	ALL	ALT STANDOFF W_O_NYLAR
333S0785	333S0681	DRAM_TYPE:HYNIX_8GB	ALL	ALT STANDOFF W_O_NYLAR

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00613	PCBA,MLB,BETTER,HY-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00614	PCBA,MLB,BETTER,HY-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00616	PCBA,MLB,BETTER,SM-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00617	PCBA,MLB,BETTER,SM-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00621	PCBA,MLB,BETTER,EL-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00622	PCBA,MLB,BETTER,EL-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
639-00695	PCBA,MLB,BETTER,EL-16GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB
685-00043	CMN PTS,PCBA,MLB,X430	MLB_COMMON,J110_MLB
685-00044	VCORE FET,REN,X430	VCORE_FET:REN
685-00045	VCORE FET,VSHY,X430	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00044	685-00045		ALL	Elpida DRAM all to Vshy

333S0704	333S0700		ALL	Elpida DRAM all to Vshy
----------	----------	--	-----	-------------------------

D

D

C

C

B

B

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00147	1	IC,SMC-A3,EXT,Vxxxx,PROTO 0,J110	U5000	CRITICAL	SMC:PROG

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00043	1	CMN PTS,PCBA,MLB,J110	CMNPTS	CRITICAL	MLB_CMNPTS
685-00045	1	VCORE FET,VSHY,J110	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER	SYNC DATE=MASTER
PAGE TITLE	
BOM Variants	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
SHEET 3 OF 120	
SHEET 3 OF 73	

PD Module Parts

806-5107	1	CAN_TOPSIDE,ALT,J41/J43	TBTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN_TOPSIDE_COVER,ALT,J41/J43	TBTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN,TBT,J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN_COVER,TBT,J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN,MDP,J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD,USB,MLB,J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR,CPU,J41/J43	CPU_INSULATOR	CRITICAL	

D

D

C

C


B

B


A

A


CPU Heat Sink Mounting Bosses




EMI I/O Pogo Pins




Fan Boss




X21 Boss



SSD Boss



Can Slots



2x MDP connector

2x USB connector

2x TBT pin diodes




2x TBT chip

SYNC MASTER=MASTER
PAGE TITLESYNC DATE=MASTER
D

PD Parts

DRAWING NUMBER <SCH_NUM> SIZE D
 Apple Inc. <E4LABEL>
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


REVISION <BRANCH>
 PAGE 4 OF 120
 SHEET 4 OF 73



SYNC MASTER=WILL J43	SYNC DATE=09/13/201
PAGE TITLE	CPU GFX/NCTF/RSDV
 Apple Inc.	
DRAWING NUMBER <SCH_NUM>	
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 5 OF 120	
SHEET 5 OF 73	


D

1




C



1




1

1





HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
LPT-Lv current estimates from Lynx Point-LP PCB EDS, doc #503118, v1.0.
Note [1] current numbers from clarification email, from Sriniv, dated 9/10/2012 2:11pm.



D

C

B


A

D

C

B


A




SYNC MASTER=J42 MLB	SYNC DATE=10/02/2012
PAGE TITLE	
CPU/PCH GROUNDS	
 Apple Inc.	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 9 OF 120	SHEET 9 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

CPU VCC Decoupling




CPU VDDQ DECOUPLING






SYNC MASTER=LABEL J41		SYNC DATE=01/11/2014
PAGE TITLE		
CPU Decoupling		
Apple Inc.		SHEET
<SCH_NUM>		D
REVISION		<E4LABEL>
BRANCH		<BRANCH>
PAGE		10 OF 120
SHEET		10 OF 73

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



PCH Decoupling	
Apple Inc.	Sync Master=WILL J43
	Sync Date=09/13/2012
	Page Title
D	Drawing Number <SCH_NUM>
<E4LABEL>	Revision
<BRANCH>	Branch
12 OF 120	Page
11 OF 73	Sheet





SYNC MASTER=J43 MLB	SYNC DATE=02/20/2000
PAGE TITLE	PCH PM/PCI/GFX
 Apple Inc.	
DRAWING NUMBER	<SCH_NUM>
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	14 OF 120
SHEET	13 OF 73

D

D

C




C

B

B

A


A




SML1ALERT# pull-up not provided on this page, may be wire-Or'd into other signals. Otherwise, 100k pull-up to 3.3V SUS required.

SYNC MASTER=WILL J43
PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus
DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 15 OF 120
SHEET: 14 OF 73


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED






System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal




PCH Reset Button




Memory VTT Enable Level-Shifter




PCH 24MHz Crystal




PCH 24MHz Outputs




PCH PWROK Generation



PCH ME Disable Strap




VCCST (1.05V S0) PWRGD




SYNC MASTER=J42 MLB1	SYNC DATE=01/09/2014
PAGE TITLE	
Chipset Support	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:	REVISION <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	BRANCH <BRANCH>
THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE 19 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET 17 OF 73
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

Platform Reset Connections

Unbuffered



GreenCLK 25MHz Power




DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.

DP++ spec violation, should remove!

Redwood Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH




NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.

NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary.

Power State Debug LEDs

(For development only)




Pin N61 needs a TP for Power to perform ifDIM test
Renaming the pins N61 and P61 to remove automatic diffpari property

18 8 TP_CPU_RSVDN61
18 8 TP_CPU_RSVDP61

Single-port TBT implementation does not require DDC Crossbar



TBT Aliases




NO MAKE_BASE on TCK/TDI as these are provided on XDP page.

RAM Configuration Straps

Pull-downs for chip-down RAM systems



LPDDR3 Alias Support



Page Notes

Power aliases required by this page:

- #PP3V3_S3_VREFMRGN
- #PPDDR_S3_MEMVREF

Signal aliases required by this page:


- #I2C_VREFDACS_SCL
- #I2C_VREFDACS_SDA
- #I2C_PCA9557D_SCL
- #I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining




NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.7mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) ?mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.




RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.


18 #N PCA9557D_RESET_L

CPU MEM VREFDO A ISOL




PLACE_NEAR=Q2220.6:2.54mm

CPU MEM VREFDO B ISOL




PLACE_NEAR=Q2260.6:2.54mm

CPU MEM VREFCA A ISOL



PLACE_NEAR=Q2260.6:2.54mm

CPU MEM VREFCA B ISOL




PLACE_NEAR=Q2260.6:2.54mm


VRef Dividers

VRef Dividers

Always used, regardless of margining option.



3



Pins Bl & B4: CKPLUS_WAIVE=unconnected_pins

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5

D

5



D

5

D


5

LPDDR3 CHANNEL A (0-31)



SYNC_MASTER=MASTER	SYNC_DATE=MASTER
PAGE TITLE	
LPDDR3 DRAM Channel A (0-31)	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	23 OF 120
SHEET	20 OF 73

LPDDR3 CHANNEL A (32-63)



PLACEMENT

10uF caps are shared between DRAM
Distribute evenly.

SYNC	MASTER=MASTER	SYNC	DATE=MASTER
PAGE	TITLE		
LPDDR3 DRAM Channel A (32-63)			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZ D
		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	24 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND ANY USE OR POSSESSOR AGREES TO THE FOLLOWING:		SHEET	21 OF 73
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			

D

D

C

C



B

B

A

A

LPDDR3 CHANNEL B (0-31)



LPDDR3 DRAM Channel B (0-31)		SIZE
Apple Inc.	<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:	<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	<BRANCH>	
THE POSSESSOR AGREES TO THE FOLLOWING:	<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE	25 OF 120
III NOT TO REPRODUCE OR COPY IT	SHEET	22 OF 73
IV ALL RIGHTS RESERVED		

D

D

C

C


B

B

A

A

LPDDR3 CHANNEL B (32-63)



SYNC_MASTER=MASTER	SYNC_DATE=MASTER
PAGE TITLE	
LPDDR3 DRAM Channel B (32-63)	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	
SHEET	26 OF 120
	23 OF 73

D

D

C


C

B


B

A


A



SYNC MASTER=J43 MLB	SYNC DATE=09/23/2012
PAGE TITLE	
LPDDR3 DRAM Termination	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D REVISION <E4LABEL> BRANCH <BANCH> PAGE 27 OF 120
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	



D



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

C-MASTER-T29_BB THE TITLE		SYNC_DATE=12/17/2011
Thunderbolt Host (2 of 2)		
 Apple Inc.	DRAWING NUMBER <SCH_NUM>	SIZE D
	REVISION <E4LABEL>	
	BRANCH <BRANCH>	
	PAGE 29 OF 120	
	SHEET 26 OF 73	

Page Notes


```
Power aliases required by this page:  
- #PVIN_SW_TBTST          (8-13V Boost Input)  
- #P15V_TBT_REQ           (15V Boost Output)  


---


  
Signal aliases required by this page:  
(NONE)  


---

  
BCM options provided by this page:  
(NONE)
```



BATLOW# Isolation



SYNC MASTER=WILL J43	SYNC DATE=12/17/20
PAGE TITLE	TBT Power Support
 Apple Inc.	DRAWING NUMBER <SCH_NUM>
	SHEET D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH PAGE 30 OF 120 SHEET 27 OF 73

D

D

C


C

B

B

A

A



D

D

C

C


B

B


A

A

OOB Isolation





Gumstick3 Connector



SSD Connector	
DRAWING NUMBER	SIZE
<SCH_NUM> D	
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	37 OF 120
SHEET	30 OF 73


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED






Right USB Port A

USB Port Power Switch




Current limit per port (R4600+R4601): 2.19A min / 2.76A max


Mojo SMC Debug Mu




SIGNAL_MODEL=MOJO_MUX_SMSO



APN: 514-0819



SYNC MASTER=J43 MLB	SYNC_DATE=02/20/2023
PAGE TITLE	External A USB3 Connector
 Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
DRAWING NUMBER <SCH_NUM>	S12
REVISION <E4LABEL>	D
BRANCH <BRANCH>	
PAGE 46 OF 120	
SHEET 33 OF 73	



SYNC MASTER=J42 MLB	SYNC DATE=01/17/2013
PAGE TITLE	
IPD Connector	
Apple Inc.	D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

D

D

C


C

B

B



A


A



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.






39	37	35	<u>SMC HS COMPUTING ISENSE</u>	== SMC HS COMPUTING ISENSE	35	37	39	
			MAKE_BASE=TRUE					
40	37	35	<u>SMC PBUS VSENSE</u>	== SMC PBUS VSENSE	35	37	40	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC BMON ISENSE</u>	== SMC BMON ISENSE	35	37	39	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC DCIN ISENSE</u>	== SMC DCIN ISENSE	35	37	39	
			MAKE_BASE=TRUE					
40	37	35	<u>SMC DCIN VSENSE</u>	== SMC DCIN VSENSE	35	37	40	
			MAKE_BASE=TRUE					
41	37	35	<u>SMC BMON DISCRETE ISENSE</u>	== SMC BMON DISCRETE ISENSE	35	37	41	
			MAKE_BASE=TRUE					
40	37	35	<u>SMC CPU ISENSE</u>	== SMC CPU ISENSE	35	37	40	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC OTHER HI ISENSE</u>	== SMC OTHER HI ISENSE	35	37	39	
			MAKE_BASE=TRUE					
41	37	35	<u>SMC PANEL ISENSE</u>	== SMC PANEL ISENSE	35	37	41	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC 1V2S3 ISENSE</u>	== SMC 1V2S3 ISENSE	35	37	39	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC LCDBKLT ISENSE</u>	== SMC LCDBKLT ISENSE	35	37	39	
			MAKE_BASE=TRUE					
40	37	35	<u>SMC P3V3S5 ISENSE</u>	== SMC P3V3S5 ISENSE	35	37	40	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC WLAN ISENSE</u>	== SMC WLAN ISENSE	35	37	39	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC SSD ISENSE</u>	== SMC SSD ISENSE	35	37	39	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC P3V3S0 ISENSE</u>	== SMC P3V3S0 ISENSE	35	37	39	
			MAKE_BASE=TRUE					
39	37	35	<u>SMC CAMERA ISENSE</u>	== SMC CAMERA ISENSE	35	37	39	
			MAKE_BASE=TRUE					
NC	SMC ADC16		<u>CPW</u>	35 63	SD alias on page 103			
40	37	35	<u>SMC P1V05S0 VSENSE</u>	== SMC P1V05S0 VSENSE	35	37	40	
			MAKE_BASE=TRUE					
40	37	35	<u>SMC CPUDDR ISENSE</u>	== SMC CPUDDR ISENSE	35	37	40	
			MAKE_BASE=TRUE					
40	37	35	<u>SMC P1V05S0 ISENSE</u>	== SMC P1V05S0 ISENSE	35	37	40	
			MAKE_BASE=TRUE					
40	37	35	<u>SMC CPU VSENSE</u>	== SMC CPU VSENSE	35	37	40	
			MAKE_BASE=TRUE					
41	37	35	<u>SMC CPUVR ADJUST ISENSE</u>	== SMC CPUVR ADJUST ISENSE	35	37	41	
			MAKE_BASE=TRUE					
41	37	35	<u>SMC CPU IMON ISENSE</u>	== SMC CPU IMON ISENSE	35	37	41	
			MAKE_BASE=TRUE					
9	37	36	<u>PP3V3 WLAN</u>	== PP3V3 WLAN	29	35	36	37



Top-Block Swap




PP3V3 S




PP3V3 S4 25 26 27 29 34 36 37 56 60




SYNC MASTER=J43 MLB PAGE TITLE	SYNC DATE=02/20/2000
SMC Project Support	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> REVISION <E4LABEL> BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ANY MANNER RESERVED.	
SHEET 52 OF 120	
SHEET 37 OF 73	




IC0R : COMPUTING High Side Current Sense




IOOR : OTHER High Side Current Sense




IROC : 3.3V S0 FET Current Sense



IS2C : 3.3V Camera Current Sense



CHARGER BMON High Side Current Sense




Replacing caps with 100k PD on ISENSE SMC inputs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5455		CPU_HS_ISNS: NO
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5465		DRAM_ISNS: NO
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5475		AIRPORT_ISNS: NO
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5485		SSD_ISNS: NO
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5495		LCDBKLT_ISNS: NO
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5433		OTHER_HS_ISNS: NO
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5425		CAM_ISNS: NO
117S0008	1	RES_MP_1/20W,100 OHM,5,0201,SMD	C5445		3V3SO_ISNS: NO

SYNC MASTER=SID J41	SYNC DATE=02/26/2012
PAGE TITLE	
High Side Current Sensing	
Apple Inc.	D
DRAWING NUMBER <SCH_NUM>	SHEET
REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V SO CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sens



IR5C : 3.3 S5 REG Current Sense




Replacing caps with 100K PD on ISENSE SMC input

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES_MP_1/20W_100K_OHM_5_0201_SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES_MP_1/20W_100K_OHM_5_0201_SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES_MP_1/20W_100K_OHM_5_0201_SMD	C5595		P3V35S_ISNS:NO
117S0008	1	RES_MP_1/20W_100K_OHM_5_0201_SMD	C5575		CPUDDR_ISNS:NO


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

<E4LABEL>
TY : BRANCH
<BRANCH>
PAGE
E 55 OF 120
R PART SHEET
40 OF 73


ICS3 : Adjustable Gain CPU VR Current



Sense Pins gain stage for U5800 (EMC1704)




ILDC : LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/− pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800.
This will set the minimum current threshold at 0.100mA

Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter




Replacing caps with 100K PD on ISENSE SMC inputs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5.0201, SMD	C5675		PANEL_ISNS: NO

SYNC MASTER=SID J41	SYNC DATE=02/26/2014
PAGE TITLE	
Debug Sensors 1	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY:	PAGE 56 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUC OR COPY IT	
IV ALL RIGHTS RESERVED	


CPU Proximity, Inlet ,DDR and BMON THR Sensor



TBT, MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor




Thermal Sensors

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	58 OF 120
SHEET	42 OF 73

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Apple Inc.


FAN CONNECTOR



SYNC MASTER=J43 MLB	SYNC DATE=09/13/2011
PAGE TITLE	Fan
 Apple Inc.	
DRAWING NUMBER <SCH_NUM>	
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 60 OF 120	
SHEET 43 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	



SPI ROM

Quad-IO Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC



Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI Bus Series Termination




SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS $80 \text{ Hz} < f_c < 132 \text{ Hz}$


GAIN 6DB


Right Speaker Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0460	2	CAP,CER,X8R,0.1uF,10V,16V,0201,MURATA	C6410,C6411	CRITICAL	


SYNC MASTER=J42 MLB	SYNC DATE=09/04/2012
PAGE TITLE	
Audio: Speaker Amp	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	64 OF 120
SHEET	45 OF 73






Reverse-Current Protection

Need to stuff R7192 if either PP5V5_DCIN:YES or PP5V5_VDDP are used!



ACIN pin threshold is 3.2V, +/- 50mV
DIVIDER SETS ACIN THRESHOLD AT 13.55V

30mA max load



PP3V42_G3H
1 30K
1/20W
MP
201

R7100
100
1/20W
MP
201

SMC_RESET_L
0
1/20W
MP
201

PP3V42_G3H_ISOL
47 44 44 38 36 35 34 33 30 17
63 62 60 59 57

R7110
1 30K
1/20W
MP
201

R7100
100
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7101
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7101
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7102
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7102
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7103
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7103
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7104
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7104
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7105
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7105
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7106
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7106
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7107
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7107
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7108
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7108
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7109
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7109
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7110
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7110
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7111
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7111
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7112
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7112
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7113
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7113
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7114
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7114
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7115
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7115
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7116
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7116
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7117
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7118
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7119
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7119
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7120
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7121
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7122
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7123
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7124
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7125
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7126
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7127
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7128
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7129
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7130
1 UUF
10V
402

PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7131
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

C7132
1 UUF
10V
402


PP5V1_CHGR_VDDP
MIN_LINE_WIDTH=0.2 mm
MIN间距=0.1 mm
VOLUME=0.14 mm

R7133
1 100K
1/20W
MP
201

PP5V1_CHGR_VDD
MIN_LINE_WIDTH=

D


10



A

113

SYNC MASTER=J43_MLB	SYNC DATE=10/09/2012
PAGE TITLE	CPU VR12.6 VCC Regulator IC
 Apple Inc.	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 72 OF 120	SHEET 49 OF 73
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND REFLECTS TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OWNED BY APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
ALL RIGHTS RESERVED.	



SYNC MASTER=J42 MLB		SYNC DATE=09/21/2012			
PAGE TITLE					
CPU VR12.5 VCC Power Stage					
DRAWING NUMBER <SCH_NUM>	SIZE D	REVISION <E4LABEL>	BRANCH <BRANCH>		
Apple Inc.		PAGE 73 OF 120	SHEET 50 OF 73		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					

D

D

C


C

B

B

A


A



DRAWING NUMBER		SHEET
<SCH_NUM>	D	
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE	74 OF 120	
SHEET	51 OF 73	

D

10




A

2012

SYNC MASTER=J433 MLB		SYNC DATE=10/02/2013
PAGE TITLE		
5V S4RS3 / 3.3V S5 Power Supply		
 Apple Inc.	DRAWING NUMBER <SCH_NUM>	SIZE D
	REVISION <E4LABEL>	
	BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
	PAGE 75 OF 120	
	SHEET 52 OF 73	

1.05V S0 Regulator



SYNC MASTER=J43 MLB	SYNC DATE=09/10/2012
PAGE TITLE	
1.05V S0 Power Supply	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 76 OF 120
	SHEET 53 OF 73

D

D

C


C

B


B

A

A



Keyboard Backlight Driver & Detection



Keyboard Backlight Connector

SYNC MASTER=J42 MLB	SYNC DATE=09/13/2012
PAGE TITLE	LCD/KBD Backlight Driver
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 77 OF 120	
SHEET 54 OF 73	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

D

C

C


B

B

A


A

1.8V S3 REGULATOR




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active.
 Pull-ups (3) must be 51 ohms to support XDP (not required in production).
 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SS, which burns 10mA in all S-states.











1.5V S0 LDO




SYNC MASTER=J42 MLB	SYNC DATE=10/04/2012
PAGE TITLE	
Misc Power Supplies	
Drawing Number	SIZE
<SCH_NUM>	D
Revision	
<E4LABEL>	
Branch	
<BRANCH>	
Page	
78 OF 120	
Sheet	
55 OF 73	

1.5V S0 Audio Switch


Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch**3.3V S4 Switch****3.3V SSD Switch****3.3V S3 Switch****3.3V S0 Switch****3.3V Sensor Switch****5V S0 Switch****1.05V PCH HSIO Switch**

HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)



Sync Master: J41 MLB Sync Date: 10/04/2012
Page Title: Power FETs Drawing Number: <SCH_NUM> Size: D
Revision: <E4LABEL> Branch: <BRANCH>
Notice of Proprietary Property:
The information contained herein is the proprietary property of Apple Inc.
The possessor agrees to the following:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



D

D

C


C

B

B

A

A



Internal DisplayPort Connector	
SYNC MASTER=J42 MLB	SYNC DATE=09/11/2012
PAGE TITLE	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
83 OF 120	
SHEET	
58 OF 73	

D

D

C


C

B


B

A

A



SYNC MASTER=CLEAN J41	SYNC DATE=11/13/2012
PAGE TITLE	
LIO Connector	
DRAWING NUMBER Apple Inc.	SHEET <sch_num> D
REVISION <e4label>	BRANCH <branch>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 95 OF 120	SHEET 59 OF 73



LPDDR3 Command/Address

Memory Bit/Byte Swizzle

	MAKE_BASE	MAKE_BASE	MAKE_BASE	MAKE_BASE					
68 61 24 20 7	=MEM A A<5>	TRUE MEM A CAA<0>	20 24 68	=MEM A DO<0>	TRUE MEM A DO<9>	7 68	=MEM B DO<0>	TRUE MEM B DO<12>	7 68
	=MEM A A<9>	TRUE MEM A CAA<1>	20 24 68	=MEM A DO<1>	TRUE MEM A DO<12>	7 68	=MEM B DO<1>	TRUE MEM B DO<9>	7 68
	=MEM A A<6>	TRUE MEM A CAA<2>	20 24 68	=MEM A DO<2>	TRUE MEM A DO<10>	7 68	=MEM B DO<2>	TRUE MEM B DO<10>	7 68
	=MEM A A<8>	TRUE MEM A CAA<3>	20 24 68	=MEM A DO<3>	TRUE MEM A DO<11>	7 68	=MEM B DO<3>	TRUE MEM B DO<11>	7 68
	=MEM A A<7>	TRUE MEM A CAA<4>	20 24 68	=MEM A DO<4>	TRUE MEM A DO<8>	7 68	=MEM B DO<4>	TRUE MEM B DO<13>	7 68
	=MEM A BA<2>	TRUE MEM A CAA<5>	20 24 68	=MEM A DO<5>	TRUE MEM A DO<13>	7 68	=MEM B DO<5>	TRUE MEM B DO<8>	7 68
	=MEM A CAA<6>	TRUE MEM A CAA<6>	7 20 24 61 68	=MEM A DO<6>	TRUE MEM A DO<14>	7 68	=MEM B DO<6>	TRUE MEM B DO<14>	7 68
	=MEM A A<11>	TRUE MEM A CAA<7>	20 24 68	=MEM A DO<7>	TRUE MEM A DO<15>	7 68	=MEM B DO<7>	TRUE MEM B DO<15>	7 68
	=MEM A A<15>	TRUE MEM A CAA<8>	20 24 68	=MEM A DO<8>	TRUE MEM A DO<0>	7 68	=MEM B DO<8>	TRUE MEM B DO<0>	7 68
	=MEM A A<14>	TRUE MEM A CAA<9>	20 24 68	=MEM A DO<9>	TRUE MEM A DO<1>	7 68	=MEM B DO<9>	TRUE MEM B DO<1>	7 68
	=MEM A A<13>	TRUE MEM A CAB<0>	21 24 68	=MEM A DO<10>	TRUE MEM A DO<2>	7 68	=MEM B DO<10>	TRUE MEM B DO<2>	7 68
	=MEM A CAS_L	TRUE MEM A CAB<1>	21 24 68	=MEM A DO<11>	TRUE MEM A DO<7>	7 68	=MEM B DO<11>	TRUE MEM B DO<7>	7 68
	=MEM A WE_L	TRUE MEM A CAB<2>	21 24 68	=MEM A DO<12>	TRUE MEM A DO<4>	7 68	=MEM B DO<12>	TRUE MEM B DO<4>	7 68
	=MEM A RAS_L	TRUE MEM A CAB<3>	21 24 68	=MEM A DO<13>	TRUE MEM A DO<5>	7 68	=MEM B DO<13>	TRUE MEM B DO<5>	7 68
	=MEM A BA<0>	TRUE MEM A CAB<4>	21 24 68	=MEM A DO<14>	TRUE MEM A DO<3>	7 68	=MEM B DO<14>	TRUE MEM B DO<6>	7 68
	=MEM A A<2>	TRUE MEM A CAB<5>	21 24 68	=MEM A DO<15>	TRUE MEM A DO<6>	7 68	=MEM B DO<15>	TRUE MEM B DO<3>	7 68
	=MEM A CAB<6>	TRUE MEM A CAB<6>	7 21 24 61 68	=MEM A DO<16>	TRUE MEM A DO<29>	7 68	=MEM B DO<16>	TRUE MEM B DO<28>	7 68
	=MEM A A<10>	TRUE MEM A CAB<7>	21 24 68	=MEM A DO<17>	TRUE MEM A DO<28>	7 68	=MEM B DO<17>	TRUE MEM B DO<29>	7 68
	=MEM A A<1>	TRUE MEM A CAB<8>	21 24 68	=MEM A DO<18>	TRUE MEM A DO<27>	7 68	=MEM B DO<18>	TRUE MEM B DO<30>	7 68
	=MEM A A<0>	TRUE MEM A CAB<9>	21 24 68	=MEM A DO<19>	TRUE MEM A DO<31>	7 68	=MEM B DO<19>	TRUE MEM B DO<27>	7 68
	=MEM A OD<0>	TRUE MEM A ODT<0>	7 20 21 24 61 68	=MEM A DO<20>	TRUE MEM A DO<24>	7 68	=MEM B DO<20>	TRUE MEM B DO<24>	7 68
61 7	TP LPDDR3 RSVD1	TP LPDDR3 RSVD1	7 61	=MEM A DO<21>	TRUE MEM A DO<25>	7 68	=MEM B DO<21>	TRUE MEM B DO<25>	7 68
61 7	TP LPDDR3 RSVD2	TP LPDDR3 RSVD2	7 61	=MEM A DO<22>	TRUE MEM A DO<26>	7 68	=MEM B DO<22>	TRUE MEM B DO<31>	7 68
	=MEM B A<5>	TRUE MEM B CAA<0>	22 24 68	=MEM A DO<23>	TRUE MEM A DO<30>	7 68	=MEM B DO<23>	TRUE MEM B DO<26>	7 68
	=MEM B A<9>	TRUE MEM B CAA<1>	22 24 68	=MEM A DO<24>	TRUE MEM A DO<18>	7 68	=MEM B DO<24>	TRUE MEM B DO<20>	7 68
	=MEM B A<6>	TRUE MEM B CAA<2>	22 24 68	=MEM A DO<25>	TRUE MEM A DO<21>	7 68	=MEM B DO<25>	TRUE MEM B DO<16>	7 68
	=MEM B A<8>	TRUE MEM B CAA<3>	22 24 68	=MEM A DO<26>	TRUE MEM A DO<16>	7 68	=MEM B DO<26>	TRUE MEM B DO<23>	7 68
	=MEM B A<7>	TRUE MEM B CAA<4>	22 24 68	=MEM A DO<27>	TRUE MEM A DO<23>	7 68	=MEM B DO<27>	TRUE MEM B DO<22>	7 68
	=MEM B BA<2>	TRUE MEM B CAA<5>	22 24 68	=MEM A DO<28>	TRUE MEM A DO<20>	7 68	=MEM B DO<28>	TRUE MEM B DO<21>	7 68
	=MEM B CAA<6>	TRUE MEM B CAA<6>	7 22 24 61 68	=MEM A DO<29>	TRUE MEM A DO<19>	7 68	=MEM B DO<29>	TRUE MEM B DO<17>	7 68
	=MEM B A<11>	TRUE MEM B CAA<7>	22 24 68	=MEM A DO<30>	TRUE MEM A DO<22>	7 68	=MEM B DO<30>	TRUE MEM B DO<18>	7 68
	=MEM B A<15>	TRUE MEM B CAA<8>	22 24 68	=MEM A DO<31>	TRUE MEM A DO<17>	7 68	=MEM B DO<31>	TRUE MEM B DO<19>	7 68
	=MEM B A<14>	TRUE MEM B CAA<9>	22 24 68	=MEM A DO<32>	TRUE MEM A DO<41>	7 68	=MEM B DO<32>	TRUE MEM B DO<44>	7 68
	=MEM B A<13>	TRUE MEM B CAB<0>	23 24 68	=MEM A DO<33>	TRUE MEM A DO<44>	7 68	=MEM B DO<33>	TRUE MEM B DO<41>	7 68
	=MEM B CAS_L	TRUE MEM B CAB<1>	23 24 68	=MEM A DO<34>	TRUE MEM A DO<46>	7 68	=MEM B DO<34>	TRUE MEM B DO<42>	7 68
	=MEM B WE_L	TRUE MEM B CAB<2>	23 24 68	=MEM A DO<35>	TRUE MEM A DO<47>	7 68	=MEM B DO<35>	TRUE MEM B DO<43>	7 68
	=MEM B RAS_L	TRUE MEM B CAB<3>	23 24 68	=MEM A DO<36>	TRUE MEM A DO<40>	7 68	=MEM B DO<36>	TRUE MEM B DO<45>	7 68
	=MEM B BA<0>	TRUE MEM B CAB<4>	23 24 68	=MEM A DO<37>	TRUE MEM A DO<45>	7 68	=MEM B DO<37>	TRUE MEM B DO<40>	7 68
	=MEM B A<2>	TRUE MEM B CAB<5>	23 24 68	=MEM A DO<38>	TRUE MEM A DO<42>	7 68	=MEM B DO<38>	TRUE MEM B DO<46>	7 68
	=MEM B CAB<6>	TRUE MEM B CAB<6>	7 23 24 61 68	=MEM A DO<39>	TRUE MEM A DO<39>	7 68	=MEM B DO<39>	TRUE MEM B DO<47>	7 68
	=MEM B A<10>	TRUE MEM B CAB<7>	23 24 68	=MEM A DO<40>	TRUE MEM A DO<36>	7 68	=MEM B DO<40>	TRUE MEM B DO<32>	7 68
	=MEM B A<1>	TRUE MEM B CAB<8>	23 24 68	=MEM A DO<41>	TRUE MEM A DO<37>	7 68	=MEM B DO<41>	TRUE MEM B DO<33>	7 68
	=MEM B A<0>	TRUE MEM B CAB<9>	23 24 68	=MEM A DO<42>	TRUE MEM A DO<34>	7 68	=MEM B DO<42>	TRUE MEM B DO<34>	7 68
	=MEM B OD<0>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<43>	TRUE MEM A DO<39>	7 68	=MEM B DO<43>	TRUE MEM B DO<39>	7 68
68 61 24 23 22 7	TP LPDDR3 RSVD3	TP LPDDR3 RSVD3	7 61	=MEM B DO<32>	TRUE MEM A DO<32>	7 21 61 68	=MEM B DO<44>	TRUE MEM B DO<36>	7 68
	=MEM B A<5>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<44>	TRUE MEM A DO<33>	7 68	=MEM B DO<45>	TRUE MEM B DO<37>	7 68
	=MEM B A<9>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<45>	TRUE MEM A DO<35>	7 68	=MEM B DO<46>	TRUE MEM B DO<38>	7 68
	=MEM B A<6>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<46>	TRUE MEM A DO<38>	7 68	=MEM B DO<47>	TRUE MEM B DO<47>	7 68
	=MEM B A<8>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<47>	TRUE MEM A DO<40>	7 68	=MEM B DO<48>	TRUE MEM B DO<40>	7 68
	=MEM B A<7>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<48>	TRUE MEM A DO<41>	7 68	=MEM B DO<49>	TRUE MEM B DO<49>	7 68
	=MEM B BA<2>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<49>	TRUE MEM A DO<51>	7 68	=MEM B DO<50>	TRUE MEM B DO<60>	7 68
	=MEM B CAB<3>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<50>	TRUE MEM A DO<49>	7 68	=MEM B DO<51>	TRUE MEM B DO<51>	7 68
	=MEM B CAB<4>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<51>	TRUE MEM A DO<52>	7 68	=MEM B DO<52>	TRUE MEM B DO<52>	7 68
	=MEM B CAB<5>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<52>	TRUE MEM A DO<53>	7 68	=MEM B DO<53>	TRUE MEM B DO<62>	7 68
	=MEM B CAB<6>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<53>	TRUE MEM A DO<54>	7 68	=MEM B DO<54>	TRUE MEM B DO<58>	7 68
	=MEM B CAB<7>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<54>	TRUE MEM A DO<55>	7 68	=MEM B DO<55>	TRUE MEM B DO<61>	7 68
	=MEM B CAB<8>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<55>	TRUE MEM A DO<56>	7 68	=MEM B DO<56>	TRUE MEM B DO<49>	7 68
	=MEM B CAB<9>	TRUE MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<56>	TRUE MEM A DO<62>	7 68	=MEM B DO<57>	TRUE MEM B DO<57>	7 68
	=MEM B DO<32>	TRUE MEM B DOS P<0>	7 21 61 68	=MEM A DO<57>	TRUE MEM A DO<49>	7 68	=MEM B DO<58>	TRUE MEM B DO<48>	7 68
	=MEM B DO<33>	TRUE MEM B DOS P<1>	7 21 61 68	=MEM A DO<58>	TRUE MEM A DO<50>	7 68	=MEM B DO<59>	TRUE MEM B DO<53>	7 68
	=MEM B DO<34>	TRUE MEM B DOS P<2>	7 21 61 68	=MEM A DO<59>	TRUE MEM A DO<51>	7 68	=MEM B DO<60>	TRUE MEM B DO<52>	

Functional Test Points

J3501: Airport / BT Connector	
FUNC_TEST	PP3V3 WLAN (Need 6 TPs)
TRUE	WIFI EVENT L
TRUE	PCIE AP R2D N
TRUE	PCIE AP R2D P
TRUE	PCIE CLK100M AP N
TRUE	PCIE CLK100M AP P
TRUE	PCIE AP D2R P
TRUE	PCIE AP D2R N
TRUE	PCIE WAKE L
TRUE	AP RESET CONN L
TRUE	AP CLKREQ O L
TRUE	USB_BT CONN P
TRUE	USB_BT CONN N
TRUE	PP3V3 S4
(Need to add 8 GND TPs)	
J3700: SSD Connector	
FUNC_TEST	PP3V3 SOSW SSD FLT (Need 5 TPs)
TRUE	PCIE SSD R2D N<3..0>
TRUE	PCIE SSD R2D P<3..0>
TRUE	PP3V3 S0
TRUE	SSD RESET CONN L
TRUE	SSD_CLKREQ_CONN L
TRUE	SMC_OOB1_R2D_CONN L
TRUE	SMC_OOB1_D2R_CONN L
TRUE	SSD_PCIE_SEL L
TRUE	SSD_SR_EN L
TRUE	SMC_PWRFAIL_WARN L
TRUE	SSD_PWR_EN
TRUE	PCIE SSD D2R N<3..0>
TRUE	PCIE SSD D2R P<3..0>
TRUE	PCIE CLK100M SSD N
TRUE	PCIE CLK100M SSD P
(Need to add 5 GND TPs)	
J4002: Camera Connector	
FUNC_TEST	MIPI CLK CONN N
TRUE	MIPI CLK CONN P
TRUE	CAM SENSOR WAKE L CONN
TRUE	MIPI DATA CONN N
TRUE	MIPI DATA CONN P
TRUE	SMBUS_SMC_1_S0_SDA
TRUE	SMBUS_SMC_1_S0_SCL
TRUE	I2C_CAM_SCK
TRUE	I2C_CAM_SDA
TRUE	PP5V_S3RS0_ALSCAM_F
(Need to add 2 GND TPs)	
J6100: LPC+SPI Connector	
FUNC_TEST	SPI_ALT_IO3_HOLD_L
TRUE	SPI_ALT_IO2_WP_L
TRUE	LPC_AD<3..0>
TRUE	SPI_ALT_I00_MOSI
XDP_LPCPLUS_GPIO	15 16
LPCPLUS_RESET_L	67
SMC_TDO	35 36
TP_SMC_TRST_L	
TP_SMC_MDI	
SMC_TX_L	35 36
SPI_ALT_IO1_MISO	44
LPC_FRAME_L	14 35 67
SPIROM_USE_MLB	15 44
PM_CLKRUN_L	13 35
SPI_ALT_CLK	44
SPI_ALT_CS_L	44
LPC_SERIRQ	15 35
LPC_PWRDN_L	13 35
SMC_TDI	35 36
SMC_TCK	35 36 44
SMC_RESET_L	35 36 44 48
SMC_ROMBOOT	
SMC_RX_L	35 36
SMC_TMS	35 36 44
(Need to add 6 GND TPs)	

J6000: Fan Connector

FUNC_TEST	
TRUE	PP5V_S0 (Need 5 TPs)
TRUE	FAN_RT_TACH
TRUE	FAN_RT_PWM

(Need to add 1 GND TP)

J4800: IPD Flex Connector

FUNC_TEST	
TRUE	SMC_LID
TRUE	TPAD_SPI_MISO_R
TRUE	USB_TPAD_P
TRUE	USB_TPAD_N
TRUE	TPAD_SPI_CLK_R
TRUE	TPAD_WAKE_L
TRUE	TPAD_SPI_MOSI_R
TRUE	PP3V3_S4_IPD

(Need to add 8 GND TPs)

J3700: SSD Connector

FUNC_TEST	
TRUE	PP3V3_S0SW_SSD_FLT (Need 5 TPs)
TRUE	PCIE_SSD_R2D_N<3..0>
TRUE	PCIE_SSD_R2D_P<3..0>
TRUE	PP3V3_S0
TRUE	SSD_RESET_CONN_L
TRUE	SSD_CLKREQ_CONN_L
TRUE	SMC_OOB1_R2D_CONN_L
TRUE	SMC_OOB1_D2R_CONN_L
TRUE	SSD_PCIE_SEL_L
TRUE	SSD_SR_EN_L
TRUE	SMC_PWRFAIL_WARN_L
TRUE	SSD_PWR_EN
TRUE	PCIE_SSD_D2R_N<3..0>
TRUE	PCIE_SSD_D2R_P<3..0>
TRUE	PCIE_CLK100M_SSD_N
TRUE	PCIE_CLK100M_SSD_P
(Need to add 5 GND TPs)	

(Need to add 5 GND TPs)

J4002: Camera Connector

FUNC_TEST	
TRUE	MIPI_CLK_CONN_N
TRUE	MIPI_CLK_CONN_P
TRUE	CAM_SENSOR_WAKE_L_CONN
TRUE	MIPI_DATA_CONN_N
TRUE	MIPI_DATA_CONN_P
TRUE	SMBUS_SMC_1_S0_SDA
TRUE	SMBUS_SMC_1_S0_SCL
TRUE	I2C_CAM_SCK
TRUE	I2C_CAM_SDA
TRUE	PP5V_S3RS0_ALSCAM_F
(Need to add 3 GND TPs)	

(Need to add 3 GND TPs)

J6950: Battery Connector

FUNC_TEST	
TRUE	PPVBAT_G3H_CONN (Need 4 TPs)
TRUE	SMBUS_SMC_5_G3_SCL
TRUE	SMBUS_SMC_5_G3_SDA
TRUE	SYS_DETECT_L

(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector

FUNC_TEST	
TRUE	PPHV_S0SW_LCDBKLT (Need 2 TPs)
TRUE	LED_RETURN_6
TRUE	LED_RETURN_5
TRUE	LED_RETURN_4
TRUE	LED_RETURN_3
TRUE	LED_RETURN_2
TRUE	LED_RETURN_1
TRUE	DP_INT_HPD_CONN
TRUE	I2C_TCON_SDA_R
TRUE	I2C_TCON_SCL_R
TRUE	PP3V3_S0SW_LCD_UP (Need 2 TPs)
TRUE	DP_INT_AUX_CH_C_N
TRUE	DP_INT_AUX_CH_C_P
TRUE	DP_INT_ML_P<0>
TRUE	DP_INT_ML_N<0>

(Need to add 5 GND TPs)

J7715: KB BKLT Connector

FUNC_TEST	
TRUE	KBDLED_ANODE
TRUE	KBDLED_FB

(Need to add 2 GND TPs)

J1800: XDP Connector

FUNC_TEST	
TRUE	XDP_CPU_TCK (Only a subset are needed for FCT HVM test fixture)
TRUE	XDP_PCH_TCK
TRUE	XDP_PCH_TDI
TRUE	XDP_CPU_TDO
TRUE	XDP_CPU_PCH_TRST_L
TRUE	XDP_CPU_TMS
TRUE	XDP_ECH_TMS
TRUE	XDP_ECH_TDI
TRUE	XDP_PCH_TDO
TRUE	XDP_CPU_PREO_L
TRUE	XDP_CPU_PRDY_L
TRUE	XDP_CPU_VCCST_PWRGD
TRUE	PM_RSMPRT_L
TRUE	XDP_SYS_PWORK
TRUE	PM_SYSRSRT_L
TRUE	CPU_CFG<3>
TRUE	PP1V05_S0

(Need to add 2 GND TPs)

GND

Misc Voltages & Control Signals

FUNC_TEST	
TRUE	PPBUS_G3H
TRUE	PPVIN_S4SW_TBTBST_FET
(Need to add 1 GND TP)	
TRUE	PPDCIN_G3H
TRUE	PP3V42_G3H
TRUE	PPVRTC_G3H
TRUE	PP3V3_S5
TRUE	PP3V3_SUS
TRUE	PP3V3_S3
TRUE	PP3V3_S0
TRUE	PP1V05_S0
TRUE	PP1V05_S0
TRUE	PP1V05_TBT
TRUE	PPVCC_S0_CPU
TRUE	PP1V05_TBTCIO
TRUE	PPBUS_S5_HS_OTHER_ISNS
TRUE	PPDCIN_G3H_ISOL
TRUE	PP3V3_S4

(Need to add 27 GND TPs)

NO_TEST Nets

NO_TEST	
NC PCIE_CLK100M_SDP	TRUE TRUE NC PCIE_CLK100M_SDP

Functional Test Points

Power Aliases

J9500: LIO Connector

FUNC_TEST	Net	Pin
TRUE	AUD_PWR_EN	13 57 59
TRUE	PP5V_S0_ALT_AUD_LDO_EN	59
TRUE	SPKRAMP_SHDN_L	45 59
TRUE	PP1V5_S0SW_AUDIO	56 59
TRUE	PP3V3_S0	80 13 12 13 14 15 17 18 26 30 34 36
TRUE	SPKRAMP_INR_N	45 59 59
TRUE	SPKRAMP_INR_P	45 59 72
TRUE	USB3_EXTB_D2R_RC_N	59 63 66
TRUE	USB3_EXTB_D2R_RC_P	59 63 66
TRUE	USB_EXTB_N	14 59 66
TRUE	USB_EXTB_P	14 59 66
TRUE	USB3_EXTB_R2D_N	59 63 66
TRUE	USB3_EXTB_R2D_P	59 63 66
TRUE	PP3V42_G3H	17 30 33 34 35 36 38 44 46 47
TRUE	SMBUS_SMC_2_S3_SCL	48 57 59 60 62 63
TRUE	SMBUS_SMC_2_S3_SDA	35 38 59 71
TRUE	SYS_ONewire	35 59
TRUE	SMC_BC_ACOK	35 36 48 59
TRUE	XDP_USB_EXTB_OC_L	14 16 59
TRUE	USB_PWR_EN	35 57 59
TRUE	FINSTACKSNS_ALERT_L	37 59
TRUE	HDA_SYNC	12 59 67
TRUE	HDA_RST_L	12 59 67
TRUE	HDA_SDOUT	12 59 67
TRUE	HDA_SDIN0	12 59 67
TRUE	HDA_BIT_CLK	12 59 67

(Need to add 5 GND TPs)

J6955: HALL EFFECT Connector

FUNC_TEST	Net	Pin
TRUE	SMC_LID_R	46
TRUE	PP3V42_G3H	48 57 59 60 62 63

NO_TEST Nets

NO_TEST	MAKE	BASE
66 63 14	NC_USB3RPCIE_SD_D2RP	TRUE TRUE NC_USB3RPCIE_SD_D2RP
66 63 14	NC_USB3RPCIE_SD_D2RN	TRUE TRUE NC_USB3RPCIE_SD_D2RN
66 63 14	NC_USB3RPCIE_SD_R2D_CP	TRUE TRUE NC_USB3RPCIE_SD_R2D_CP
66 63 14	NC_USB3RPCIE_SD_R2D_CN	TRUE TRUE NC_USB3RPCIE_SD_R2D_CN
63 37 35	NC_SMC_ADC16	TRUE TRUE NC_SMC_ADC16

14 63 66
14 63 66
14 63 66
14 63 66
35 37 63
SMC

Bead Probes

66 59 14	USB3_EXTB_D2R_N	Y TD SM BEAD-PROBE BPA511
66 59 14	USB3_EXTB_D2R_P	TD SM BEAD-PROBE BPA510
66 63 59	USB3_EXTB_D2R_RC_N	TD SM BEAD-PROBE BPA520
66 63 59	USB3_EXTB_D2R_RC_P	TD SM BEAD-PROBE BPA521
66 59 14	USB3_EXTB_R2D_C_N	Y TD SM BEAD-PROBE BPA513
66 59 14	USB3_EXTB_R2D_C_P	TD SM BEAD-PROBE BPA512
66 63 59	USB3_EXTB_R2D_N	TD SM BEAD-PROBE BPA523
66 63 59	USB3_EXTB_R2D_P	TD SM BEAD-PROBE BPA522

Unused nets with offpage

(Nets with offpages not used on this project)

SD_RESET_L	15
XDP_SDCONN_STATE_CHANGE_L	15 16
SD_PWR_EN	15

SYNC_MASTER=MASTER	SYNC_DATE=MASTER
PAGE TITLE	
Project FCT/NC/Aliases	
 Apple Inc.	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	105 OF 120
SHEET	63 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, MEM_TERM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL1,ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3,ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4,ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2,ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3,ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2,ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3,ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4,ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2,ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3,ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4,ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2,ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3,ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4,ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2,ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3,ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4,ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2,ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3,ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4,ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT

<tbl_r cells="

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
SATA_ICOMP	*	=4x_DIELECTRIC	?				

D

D

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
UART	*	=2x_DIELECTRIC	?				

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
USB	*	=2x_DIELECTRIC	?				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
USB	TOP,BOTTOM	=4x_DIELECTRIC	?				

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_RX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_ZOTHER
USB3_PCH_RX	*	*	USB3_ZOTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_TX	*_TX	=5x_DIELECTRIC	?
USB3_PCH_RX	*_RX	=5x_DIELECTRIC	?
USB3_PCH_TX			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2OTHERHS	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2OTHER	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	NET_PROPERTIES	
			NET_NAME	NET_TYPE
LPC_AD	LPC_45S	LPC	LPC AD<3...0>	14 35 62</td

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS20NNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS20NNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS20NNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS20NNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS20NNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS20NNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS20NNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS20NNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS20NNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS20NNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS20NNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS20NNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS20NNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS20NNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS20NNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS20NNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS20NNDATA
MEM_A_DATA_0	*	*	MEM_2OTHERMEM
MEM_A_DATA_1	*	*	MEM_2OTHERMEM
MEM_A_DATA_2	*	*	MEM_2OTHERMEM
MEM_A_DATA_3	*	*	MEM_2OTHERMEM
MEM_A_DATA_4	*	*	MEM_2OTHERMEM
MEM_A_DATA_5	*	*	MEM_2OTHERMEM
MEM_A_DATA_6	*	*	MEM_2OTHERMEM
MEM_A_DATA_7	*	*	MEM_2OTHERMEM
MEM_B_DATA_0	*	*	MEM_2OTHERMEM
MEM_B_DATA_1	*	*	MEM_2OTHERMEM
MEM_B_DATA_2	*	*	MEM_2OTHERMEM
MEM_B_DATA_3	*	*	MEM_2OTHERMEM
MEM_B_DATA_4	*	*	MEM_2OTHERMEM
MEM_B_DATA_5	*	*	MEM_2OTHERMEM
MEM_B_DATA_6	*	*	MEM_2OTHERMEM
MEM_B_DATA_7	*	*	MEM_2OTHERMEM
MEM_A_*_DATA_*	MEM_*	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
MEM_A_CLK0	MEM_70D	MEM_CLK
MEM_A_CLK0	MEM_70D	MEM_CLK
MEM_A_CLK1	MEM_70D	MEM_CLK
MEM_A_CLK1	MEM_70D	MEM_CLK
MEM_A_CTRL	MEM_40S	MEM_CTRL
MEM_A_CTRL	MEM_40S	MEM_CTRL
MEM_A_CKE0	MEM_40S	MEM_CMD
MEM_A_CKE1	MEM_40S	MEM_CMD
MEM_A_CMD0	MEM_40S	MEM_CMD
MEM_A_CMD1	MEM_40S	MEM_CMD
MEM_A_DQ_BYT0	MEM_40S	MEM_DATA_0
MEM_A_DQ_BYT1	MEM_40S	MEM_DATA_1
MEM_A_DQ_BYT2	MEM_40S	MEM_DATA_2
MEM_A_DQ_BYT3	MEM_40S	MEM_DATA_3
MEM_A_DQ_BYT4	MEM_40S	MEM_DATA_4
MEM_A_DQ_BYT5	MEM_40S	MEM_DATA_5
MEM_A_DQ_BYT6	MEM_40S	MEM_DATA_6
MEM_A_DQ_BYT7	MEM_40S	MEM_DATA_7
MEM_A_DOS0	MEM_70D	MEM_DOS_0
MEM_A_DOS0	MEM_70D	MEM_DOS_N_0
MEM_A_DOS1	MEM_70D	MEM_DOS_1
MEM_A_DOS1	MEM_70D	MEM_DOS_N_1
MEM_A_DOS2	MEM_70D	MEM_DOS_2
MEM_A_DOS2	MEM_70D	MEM_DOS_N_2
MEM_A_DOS3	MEM_70D	MEM_DOS_3
MEM_A_DOS3	MEM_70D	MEM_DOS_N_3
MEM_A_DOS4	MEM_70D	MEM_DOS_4
MEM_A_DOS4	MEM_70D	MEM_DOS_N_4
MEM_A_DOS5	MEM_70D	MEM_DOS_5
MEM_A_DOS5	MEM_70D	MEM_DOS_N_5
MEM_A_DOS6	MEM_70D	MEM_DOS_6
MEM_A_DOS6	MEM_70D	MEM_DOS_N_6
MEM_A_DOS7	MEM_70D	MEM_DOS_7
MEM_A_DOS7	MEM_70D	MEM_DOS_N_7
MEM_B_CLK0	MEM_70D	MEM_CLK
MEM_B_CLK0	MEM_70D	MEM_CLK_N_0
MEM_B_CLK1	MEM_70D	MEM_CLK
MEM_B_CLK1	MEM_70D	MEM_CLK_N_1
MEM_B_CTRL	MEM_40S	MEM_CTRL
MEM_B_CTRL	MEM_40S	MEM_CTRL
MEM_B_CKE0	MEM_40S	MEM_CMD
MEM_B_CMD0	MEM_40S	MEM_CMD
MEM_B_CMD1	MEM_40S	MEM_CMD
MEM_B_DQ_BYT0	MEM_40S	MEM_B_DATA_0
MEM_B_DQ_BYT1	MEM_40S	MEM_B_DATA_1
MEM_B_DQ_BYT2	MEM_40S	MEM_B_DATA_2
MEM_B_DQ_BYT3	MEM_40S	MEM_B_DATA_3
MEM_B_DQ_BYT4	MEM_40S	MEM_B_DATA_4
MEM_B_DQ_BYT5	MEM_40S	MEM_B_DATA_5
MEM_B_DQ_BYT6	MEM_40S	MEM_B_DATA_6
MEM_B_DQ_BYT7	MEM_40S	MEM_B_DATA_7
MEM_B_DOS0	MEM_70D	MEM_B_DOS_0
MEM_B_DOS0	MEM_70D	MEM_B_DOS_N_0
MEM_B_DOS1	MEM_70D	MEM_B_DOS_1
MEM_B_DOS1	MEM_70D	MEM_B_DOS_N_1
MEM_B_DOS2	MEM_70D	MEM_B_DOS_2
MEM_B_DOS2	MEM_70D	MEM_B_DOS_N_2
MEM_B_DOS3	MEM_70D	MEM_B_DOS_3
MEM_B_DOS3	MEM_70D	MEM_B_DOS_N_3
MEM_B_DOS4	MEM_70D	MEM_B_DOS_4
MEM_B_DOS4	MEM_70D	MEM_B_DOS_N_4
MEM_B_DOS5	MEM_70D	MEM_B_DOS_5
MEM_B_DOS5	MEM_70D	MEM_B_DOS_N_5
MEM_B_DOS6	MEM_70D	MEM_B_DOS_6
MEM_B_DOS6	MEM_70D	MEM_B_DOS_N_6
MEM_B_DOS7	MEM_70D	MEM_B_DOS_7
MEM_B_DOS7	MEM_70D	MEM_B_DOS_N_7
PP1V2_S3		
MEM_PWR		PP0V6_S

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2TX
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX
TBTDP_TX	TBTDP_RX	*	TBTDP_RX2RX
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS
TBTDP_TX	*	*	TBTDP_2OTHER
TBTDP_RX	*	*	TBTDP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHERHS	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX2TX	*	=4x_DIELECTRIC	?
TBTDP_RX2RX	*	=4x_DIELECTRIC	?
TBTDP_RX2RX	*	=6x_DIELECTRIC	?
TBTDP_2OTHERHS	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_A_R2D_C_P<1..0>
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_A_R2D_C_N<1..0>
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_A_R2D_P<1..0>
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_A_R2D_N<1..0>
DP_TBTPA_ML_1	DP	DP_TX	DP_TBTPA_ML_C_P<1>
DP_TBTPA_ML_1	DP	DP_TX	DP_TBTPA_ML_C_N<1>
DP_TBTPA_ML_3	DP	DP_TX	DP_TBTPA_ML_C_P<3>
DP_TBTPA_ML_3	DP	DP_TX	DP_TBTPA_ML_C_N<3>
DP	DP	DP_TX	DP_TBTPA_ML_P<3..1:2>
DP	DP	DP_TX	DP_TBTPA_ML_N<3..1:2>
DP	DP	DP_TX	DP_A_LSX_ML_P<1>
DP	DP	DP_TX	DP_A_LSX_ML_N<1>
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_A_D2R_C_P<1..0>
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_A_D2R_C_N<1..0>
TBT_A_D2R1	TBT_DP	TBT_DP_RX	TBT_A_D2R_P<1>
TBT_A_D2R1	TBT_DP	TBT_DP_RX	TBT_A_D2R_N<1>
TBT_A_D2R0	TBT_DP	TBT_DP_RX	TBT_A_D2R_P<0>
TBT_A_D2R0	TBT_DP	TBT_DP_RX	TBT_A_D2R_N<0>
TBT_A_AUXCH	DP	DP_AUX	DP_TBTPA_AUXCH_C_P
TBT_A_AUXCH	DP	DP_AUX	DP_TBTPA_AUXCH_C_N
DP	DP	DP_AUX	DP_TBTPA_AUXCH_P
DP	DP	DP_AUX	DP_TBTPA_AUXCH_N
DP	DP	DP_AUX	DP_A_AUXCH_DDC_P
DP	DP	DP_AUX	DP_A_AUXCH_DDC_N
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_A_D2R1_AUXDDC_P
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_A_D2R1_AUXDDC_N
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_B_R2D_C_P<1..0>
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_B_R2D_C_N<1..0>
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_B_R2D_P<1..0>
TBT_A_R2D	TBT_DP	TBT_DP_TX	TBT_B_R2D_N<1..0>
DP_TBTPB_ML	DP	DP_TX	NC_DP_TBTPB_ML_C_P<3..1:2>
DP_TBTPB_ML	DP	DP_TX	NC_DP_TBTPB_ML_C_N<3..1:2>
DP	DP	DP_TX	DP_TBTPB_ML_P<3..1:2>
DP	DP	DP_TX	DP_TBTPB_ML_N<3..1:2>
DP	DP	DP_TX	DP_B_LSX_ML_P<1>
DP	DP	DP_TX	DP_B_LSX_ML_N<1>
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_B_D2R_C_P<1..0>
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_B_D2R_C_N<1..0>
TBT_B_D2R	TBT_DP	TBT_DP_RX	TBT_B_D2R_P<1..0>
TBT_B_D2R	TBT_DP	TBT_DP_RX	TBT_B_D2R_N<1..0>
TBT_B_AUXCH	DP	DP_AUX	NC_DP_TBTPB_AUXCH_C_P
TBT_B_AUXCH	DP	DP_AUX	NC_DP_TBTPB_AUXCH_C_N
DP	DP	DP_AUX	DP_TBTPB_AUXCH_P
DP	DP	DP_AUX	DP_TBTPB_AUXCH_N
DP	DP	DP_AUX	DP_B_AUXCH_DDC_P
DP	DP	DP_AUX	DP_B_AUXCH_DDC_N
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_B_D2R1_AUXDDC_P
TBTDP_80N	TBT_DP	TBT_DP_RX	TBT_B_D2R1_AUXDDC_N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
	DP	DP_TX	DP_TBTSC_ML_C_P<3..0>
	DP	DP_TX	DP_TBTSC_ML_C_N<3..0>
	DP	DP_AUX	DP_TBTSC_AUXCH_C_P
	DP	DP_AUX	DP_TBTSC_AUXCH_C_N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L

Only used on hosts supporting Thunderbolt video-in

SYNC_MASTER=CHINMAY J41	SYNC_DATE=09/07/2012
PAGE_TITLE	
Thunderbolt Constraints	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 115 OF 120	
SHEET 69 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

MIPi Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
M1M2_PDN	*	-	-95 OMM DPER	-95 OMM DPER	-95 OMM DPER	-95 OMM DPER	-95 OMM DPER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIP1_2_OTHER	*	=4X_DIELECTRIC	?
MIP1_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS20WNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_20THEMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SFLF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2 MEM *	S2 MEM *	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNNDATA
S2_MEM_DQSO	S2_MEM_DATA0	*	S2_DQS2OWNNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK
	S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL
	S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD
	S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO
	S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1
	S2_MEM_A	S2_MEM_45S	S2_MEM_CMD
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATAD
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1
	MIRI_DATA_S2	MIRI_85D	MIRI_DATA
	MIRI_DATA_S2	MIRI_85D	MIRI_DATA
	MIRI_85D	MIRI_85D	MIRI_DATA
	MIRI_85D	MIRI_85D	MIRI_DATA
	MIRI_CLK_S2	MIRI_85D	CLK_MIRI
	MIRI_CLK_S2	MIRI_85D	CLK_MIRI
	MIRI_85D	MIRI_85D	CLK_MIRI
	MIRI_85D	MIRI_85D	CLK_MIRI
	S2_MEM_PWR	S2_MEM_PWR	PP1V35_CAM
	S2_MEM_PWR	S2_MEM_PWR	PP0V675_CAM_VREF
	S2_MEM_PWR	S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA
	S2_MEM_PWR	S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PART	SPACING
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL 35 38 58
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA 35 38 58
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL 14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA 14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL 35 38 59 63
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA 35 38 59 63
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL 34 35 38 42 62
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA 34 35 38 42 62
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL 35 38 46 48 62
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA 35 38 46 48 62

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PART	SPACING
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_P 48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N 48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_R_P 48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_R_N 48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P 48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N 48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_R_P 41 48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_R_N 41 48

A A

SYNC_MASTER=CHINMAY J41	SYNC_DATE=09/13/2012
PAGE TITLE	
SMC Constraints	
 Apple Inc.	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	117 OF 120
SHEET	71 OF 73

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE_I701_45S	*	=I701_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=0.100 MM	=I701_DIFFPAIR	=I701_DIFFPAIR
SENSE_I701_P2MM	*	=I701_DIFFPAIR	0.200 MM	0.100 MM	=I701_DIFFPAIR	=I701_DIFFPAIR	=I701_DIFFPAIR
THERM_I701_45S	*	=I701_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=I701_DIFFPAIR	=I701_DIFFPAIR	=I701_DIFFPAIR
SPKR_DIFFPAIR	*	=I701_DIFFPAIR	0.300 MM	0.100 MM	=I701_DIFFPAIR	=I701_DIFFPAIR	=I701_DIFFPAIR


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PWR_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

J11/J13 Specific Net Properties



SYNC MASTER=J42 MLB	SYNC DATE=09/13/2012
PAGE TITLE	
Project Specific Constraints	
DRAWING NUMBER  Apple Inc.	SIZE <SCH_NUM> D
REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 118 OF 120	SHEET 72 OF 73

Change List:

<rdar://component/508389>	J41 HW EE Schematic	Proto 0
<rdar://component/512995>	J41 HW EE Schematic	Pre Proto 1
<rdar://component/508412>	J41 HW EE Schematic	Proto 1
<rdar://component/508413>	J41 HW EE Schematic	EVT
<rdar://component/508414>	J41 HW EE Schematic	DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591>	MobileMac HW	Task
<rdar://component/497587>	MobileMac HW	Schematic
<rdar://component/497585>	MobileMac HW	New Bugs
<rdar://component/497588>	MobileMac HW	Layout
<rdar://component/497590>	MobileMac HW	Investigation
<rdar://component/497589>	MobileMac HW	Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

