

Enrico Caruso 14
Muxless/UMA Schematics Document
Sandy Bridge
Intel PCH
2011-04-07
REV : A00

DY : None Installed
UMA: UMA ONLY installed
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
DIS: MUXLESS solution installed.
Surge: For GO Rural config stuff.
GIGA: For GIGA LAN config stuff.
HDMI: For HDMI config stuff.
DIS_CRT: Pure DIS install

Block Diagram (Discrete/UMA co-lay)

##OnMainBoard



gDDR3
900MHz

Seymour-XT S3

83,84,85,86,87

Intel CPU

Sandy Bridge

4,5,6,7,8,9,10

FDIx4x2

DMIx4
1GB/s

Intel
PCH
Cougar Point

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIE ports (8)
LPC I/F
ACPI 1.1

Azalia
CODEC
IDT 92HD87

29

Audio board

Internal Analog MIC

HP1

MIC IN

2CH SPEAKER

58

HDD

56

ODD

56

Flash ROM
4MB

60

KBC
NUVOTON
NPCE795BA0DX

27

Touch
PAD

69

Int.
KB

69

Thermal
ENE P2800

28

ENE P2793
Fan

28

10/100/1000 LOM
Realtek RTL8111E (Giga LAN)
Realtek RTL8105E (10M/100M)

31

RJ45
CONN

59

Mini-Card
WLAN+BT3.0

64

CAMERA

49

M/B
USB x1 (Left)

61

I/O board
USB x2 (Right)

82

Project code: 91.4IU01.001
PCB P/N : 48.4IU16.0SC
Revision : 10315-SC

SYSTEM DC/DC APL5916 48		CPU DC/DC VT1316+1314 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51218 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC TPS51125 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5

SYSTEM DC/DC TPS51216R 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

GFX DC/DC VT1316+1317 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

VGA RT8208B 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER BQ24707 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT

SYSTEM DC/DC APW7153B 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

SYSTEM DC/DC G9731 93	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1V_VGA_S0 1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0

PCB LAYER	
L1:Top L2:GND L3:Signal	L4:Signal L5:VCC L6:Bottom



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Title	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 2 of 105	


www.vinafix.vn

SSID = CPU



www.vinafix.vn

SSID = CPU



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size A3	Document Number		Rev
Enrico Caruso 14			A00
Date:	Wednesday, April 13, 2011	Sheet 6 of	105

www.vinafix.vn


SSID = CPU

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

PROCESSOR CORE POWER

53A


11/15 change Caps to 78.22610.51L



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

11/4 add Caps to 28 location as vendor recommend.
 X01-0127 Stuff C812, C822, C831, C834
 for VCC core noise issue.

X01-0217 Stuff C801=22uF
 change C817 to 22uF



POWER

SANDY

CORE SUPPLY

SVID

SENSE LINES

CPU1

VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top

12/28 Yellow mark for OPI change



PROCESSOR VCCIO: 8.5A

12/23 stuff the capacities

No-stuff sites outside the socket may be removed.
 No-stuff sites inside the socket cavity need to remain.

11/16 follow DN13 to meet schematic check list

These resistors need to close to power IC
 11/17 change part reference R807 to R805



<Core Design>



Title			CPU (VCC_CORE)	Rev	A00
Size	Document Number	Enrico Caruso 14			
Custom	Date	Wednesday, April 13, 2011	Sheet	8	of 105

www.vinafix.vn

SSID = CPU

VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge

VCC_GFXCORE


Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

12/28 Yellow mark for OPI

Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed


1D8V_S0

PROCESSOR VCCPLL: 1.2A



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

PROCESSOR VAXG: 33A



CPU1G

POWER

7 OF 9

SANDY

SENSE LINES

VREF

GRAPHICS

DDR3 -1.5V RAILS

SA RAIL

1.8V RAIL

CPU1

62.10055.421
2nd = 62.10040.771

VAXG_SENSE
VSSAXG_SENSE

AK35
AK34

VCC_AXG_SENSE 42
VSS_AXG_SENSE 42

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.


+V_SM_VREF_CNT should have 10 mil trace width

SM_VREF

+V_SM_VREF_CNT 37

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

PROCESSOR VDDQ: 10A




12/28 Yellow mark for OPI

79.38719.201
2nd = 77.C3371.131

VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF

PROCESSOR VCCSA: 6A



VCCSA Output Decoupling Recommendation:
1 x 330 uF
2 x 10 uF at Bottom Socket Cavity
1 x 10 uF at Bottom Socket Edge

11/16 Follow Annie team's schematic by power solution


VCCSA_SENSE

FC_C22
VCCSA_VID1



R910 close to pin H23.

VCCSA_SEL 48



11/ 17 dummy RN901

VCC_GFXCORE



R906
100R2F-L1-GP-U

VCC_AXG_SENSE
VSS_AXG_SENSE

R907
100R2F-L1-GP-U

<Core Design>

SSID = CPU



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number

Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 11 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 12 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved



Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 13 of 105
---------------------------------	-----------------

SSID = MEMORY



X02-0303 change 0R to short pad



11/ 17 Change Smbus adress note

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34

Thermal EVENT

SODIMM A DECOUPLING

Layout Note:
Place these Caps near
SO-DIMMA.

12/3 Change DM2 to 62.10024.E21

12/01 Change DMZ to 62.10017.R61

12/22 Change DM2 to 62.10024.E21

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size

Document Number	
-----------------	--

Enrico Caruso 14

A00

Date: Wednesday, April 13, 2011

Sheet

105

DDR3-204P-135-GP
62 10024 F21

SSID = MEMORY

11/ 17 Change SDBus address note



Note:
SO-DIMMB SPD Address is 0xA0
SO-DIMMB TS Address is 0x30

SO-DIMMB is placed farther from the Processor than SO-DIMMA


M_A_A[15:0] 6

M_A_DQS#[7:0] 6
M_A_DQS#[7:0] 6

M_A_BS2 >>>
M_A_BS0 >>>
M_A_BS1 >>>
M_A_DQ[63:0] >>>



X02-0303 change 0R to short pad



M_A_DIMMO_ODT0 >>>
M_A_DIMMO_ODT1 >>>

M_VREF_CA_DIMMO >>>
M_VREF_DQ_DIMMO >>>

14,37 DDR3_DRAMRS# >>>

0D75V_S0

H = 9.2mm

62.10024.D51

M A A0	98	A0
M A A1	97	A1
M A A2	96	A2
M A A3	95	A3
M A A4	94	A4
M A A5	93	A5
M A A6	92	A6
M A A7	91	A7
M A A8	90	A8
M A A9	89	A9
M A A10	88	A10
M A A11	87	A11
M A A12	86	A12
M A A13	85	A13
M A A14	84	A14
M A A15	83	A15
M A A16	82	A16
M A A17	81	A17
M A A18	80	A18
M A A19	79	A19
M A A20	78	A20
M A A21	77	A21
M A A22	76	A22
M A A23	75	A23
M A A24	74	A24
M A A25	73	A25
M A A26	72	A26
M A A27	71	A27
M A A28	70	A28
M A A29	69	A29
M A A30	68	A30
M A A31	67	A31
M A A32	66	A32
M A A33	65	A33
M A A34	64	A34
M A A35	63	A35
M A A36	62	A36
M A A37	61	A37
M A A38	60	A38
M A A39	59	A39
M A A40	58	A40
M A A41	57	A41
M A A42	56	A42
M A A43	55	A43
M A A44	54	A44
M A A45	53	A45
M A A46	52	A46
M A A47	51	A47
M A A48	50	A48
M A A49	49	A49
M A A50	48	A50
M A A51	47	A51
M A A52	46	A52
M A A53	45	A53
M A A54	44	A54
M A A55	43	A55
M A A56	42	A56
M A A57	41	A57
M A A58	40	A58
M A A59	39	A59
M A A60	38	A60
M A A61	37	A61
M A A62	36	A62
M A A63	35	A63
M A A64	34	A64
M A A65	33	A65
M A A66	32	A66
M A A67	31	A67
M A A68	30	A68
M A A69	29	A69
M A A70	28	A70
M A A71	27	A71
M A A72	26	A72
M A A73	25	A73
M A A74	24	A74
M A A75	23	A75
M A A76	22	A76
M A A77	21	A77
M A A78	20	A78
M A A79	19	A79
M A A80	18	A80
M A A81	17	A81
M A A82	16	A82
M A A83	15	A83
M A A84	14	A84
M A A85	13	A85
M A A86	12	A86
M A A87	11	A87
M A A88	10	A88
M A A89	9	A89
M A A90	8	A90
M A A91	7	A91
M A A92	6	A92
M A A93	5	A93
M A A94	4	A94
M A A95	3	A95
M A A96	2	A96
M A A97	1	A97
M A A98	0	A98

NP1	NP1
NP2	NP2
RAS#	110
WE#	113
CAS#	115
CS0#	114
CS1#	121
CKE0	73
CKE1	74
CK0	101
CK0#	103
CK1	102
CK1#	104
DM0	11
DM1	28
DM2	46
DM3	63
DM4	136
DM5	153
DM6	170
DM7	187
SDA	200
SCL	202
EVENT#	198
VDDSPD	199
SA0	197
SA1	201
NC#1	77
NC#2	122
NC#TEST	125
VDD1	75
VDD2	76
VDD3	81
VDD4	82
VDD5	87
VDD6	88
VDD7	93
VDD8	94
VDD9	99
VDD10	100
VDD11	105
VDD12	106
VDD13	111
VDD14	112
VDD15	117
VDD16	118
VDD17	123
VDD18	124
VSS	2
VSS	3
VSS	8
VSS	13
VSS	14
VSS	19
VSS	20
VSS	26
VSS	31
VSS	32
VSS	37
VSS	38
VSS	43
VSS	44
VSS	48
VSS	49
VSS	54
VSS	55
VSS	60
VSS	61
VSS	66
VSS	71
VSS	72
VSS	127
VSS	128
VSS	133
VSS	134
VSS	138
VSS	139
VSS	144
VSS	145
VSS	150
VSS	151
VSS	155
VSS	156
VSS	161
VSS	162
VSS	167
VSS	168
VSS	172
VSS	173
VSS	178
VSS	179
VSS	184
VSS	185
VSS	189
VSS	190
VSS	195
VSS	196
VSS	205
VSS	206


Note:
The symbol DM1 is change value and PN only.

- 12/7 Change DM1 to 62.10024.D51
- 12/9 Change DM1 to 62.10017.K11
- 12/17 Change DM1 to 62.10017.N11
- 12/21 Change DM1 to 62.10017.Q41
- 12/22 Change DM1 to 62.10024.D91
- 12/22 Change DM1 to 62.10024.D51

SODIMM B DECOUPLING

12/28 Yellow mark for OPI change

Layout Note:
Place these Caps near SO-DIMMB.



DN15ATI Whistler

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DDR3-SODIMM1		
Size Custom	Document Number Enrico Caruso 14	Rev A00
Date Wednesday, April 13, 2011	Sheet 15	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size
A3

Document Number
Enrico Caruso 14



Rev
A00

Date: Wednesday, April 13, 2011Sheet 16 of 105




SSID = PCH







12/2 Net swap for layout



Alt6 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT3#	Low = Alt6 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)





P/N: ND27V


OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)

12/1 Swap net for layout

11/11 change to RN1802 to meet schematic check result.



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



Danbury Technology:
Disabled when Low.
Enable when High.

USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage


Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (PCI/USB/NVRAM)	
Size	Document Number	Rev	A00
A3	Enrico Caruso 14		
Date:	Wednesday, April 13, 2011	Sheet	18 of 105

SSID = PCH



Dell Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Sheet 20 of 105

Rev A00



Enrico Caruso 14

Wednesday, April 13, 2011


SSID = PCH



11/2 Merge R2122 into Q2101




Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.








11/ 17 change R2111 from 33ohm to 0ohm and change to ER2111

HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



12/6 Separate RN2103 to
R2125 and R2126

11/11Remove RN2104 and FP DET#




P/N: ND27V




SSID = PCH

Note:
For PCH debug with XDP, need to DUMMY R2218



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.

11/11 Remove R2220 for GPIO48 set to GPO



11/11 Remove DBC EN
X01-0211 swap DGPU_HPD_INTR#, EC_SMI# for layout.


12/1 Add R2224 pull high



11/15 Remove Rn2204

11/ 17 Dummy R2201 because GPIO15 internal PH

X02-0303 change 0R to short pad



NCTF TEST PIN:

A4, A44, A45, A46, A47, B01, B049, B05, B07, B08, B09, B1, B14, B15, B16, B17, B18, B19, B2, B24, B25, B26, B27, B28, B29, B3, B34, B35, B36, B37, B38, B39, B4, B44, B45, B46, B47, B48, B49, B5, B54, B55, B56, B57, B58, B59, B6, B64, B65, B66, B67, B68, B69, B7, B74, B75, B76, B77, B78, B79, B8, B84, B85, B86, B87, B88, B89, B9, B94, B95, B96, B97, B98, B99, C0, C04, C05, C06, C07, C08, C09, C1, C14, C15, C16, C17, C18, C19, C2, C24, C25, C26, C27, C28, C29, C3, C34, C35, C36, C37, C38, C39, C4, C44, C45, C46, C47, C48, C49, C5, C54, C55, C56, C57, C58, C59, C6, C64, C65, C66, C67, C68, C69, C7, C74, C75, C76, C77, C78, C79, C8, C84, C85, C86, C87, C88, C89, C9, C94, C95, C96, C97, C98, C99, D0, D04, D05, D06, D07, D08, D09, D1, D14, D15, D16, D17, D18, D19, D2, D24, D25, D26, D27, D28, D29, D3, D34, D35, D36, D37, D38, D39, D4, D44, D45, D46, D47, D48, D49, D5, D54, D55, D56, D57, D58, D59, D6, D64, D65, D66, D67, D68, D69, D7, D74, D75, D76, D77, D78, D79, D8, D84, D85, D86, D87, D88, D89, D9, D94, D95, D96, D97, D98, D99, E0, E04, E05, E06, E07, E08, E09, E1, E14, E15, E16, E17, E18, E19, E2, E24, E25, E26, E27, E28, E29, E3, E34, E35, E36, E37, E38, E39, E4, E44, E45, E46, E47, E48, E49, E5, E54, E55, E56, E57, E58, E59, E6, E64, E65, E66, E67, E68, E69, E7, E74, E75, E76, E77, E78, E79, E8, E84, E85, E86, E87, E88, E89, E9, E94, E95, E96, E97, E98, E99, F0, F04, F05, F06, F07, F08, F09, F1, F14, F15, F16, F17, F18, F19, F2, F24, F25, F26, F27, F28, F29, F3, F34, F35, F36, F37, F38, F39, F4, F44, F45, F46, F47, F48, F49, F5, F54, F55, F56, F57, F58, F59, F6, F64, F65, F66, F67, F68, F69, F7, F74, F75, F76, F77, F78, F79, F8, F84, F85, F86, F87, F88, F89, F9, F94, F95, F96, F97, F98, F99, G0, G04, G05, G06, G07, G08, G09, G1, G14, G15, G16, G17, G18, G19, G2, G24, G25, G26, G27, G28, G29, G3, G34, G35, G36, G37, G38, G39, G4, G44, G45, G46, G47, G48, G49, G5, G54, G55, G56, G57, G58, G59, G6, G64, G65, G66, G67, G68, G69, G7, G74, G75, G76, G77, G78, G79, G8, G84, G85, G86, G87, G88, G89, G9, G94, G95, G96, G97, G98, G99, H0, H04, H05, H06, H07, H08, H09, H1, H14, H15, H16, H17, H18, H19, H2, H24, H25, H26, H27, H28, H29, H3, H34, H35, H36, H37, H38, H39, H4, H44, H45, H46, H47, H48, H49, H5, H54, H55, H56, H57, H58, H59, H6, H64, H65, H66, H67, H68, H69, H7, H74, H75, H76, H77, H78, H79, H8, H84, H85, H86, H87, H88, H89, H9, H94, H95, H96, H97, H98, H99, I0, I04, I05, I06, I07, I08, I09, I1, I14, I15, I16, I17, I18, I19, I2, I24, I25, I26, I27, I28, I29, I3, I34, I35, I36, I37, I38, I39, I4, I44, I45, I46, I47, I48, I49, I5, I54, I55, I56, I57, I58, I59, I6, I64, I65, I66, I67, I68, I69, I7, I74, I75, I76, I77, I78, I79, I8, I84, I85, I86, I87, I88, I89, I9, I94, I95, I96, I97, I98, I99, J0, J04, J05, J06, J07, J08, J09, J1, J14, J15, J16, J17, J18, J19, J2, J24, J25, J26, J27, J28, J29, J3, J34, J35, J36, J37, J38, J39, J4, J44, J45, J46, J47, J48, J49, J5, J54, J55, J56, J57, J58, J59, J6, J64, J65, J66, J67, J68, J69, J7, J74, J75, J76, J77, J78, J79, J8, J84, J85, J86, J87, J88, J89, J9, J94, J95, J96, J97, J98, J99, K0, K04, K05, K06, K07, K08, K09, K1, K14, K15, K16, K17, K18, K19, K2, K24, K25, K26, K27, K28, K29, K3, K34, K35, K36, K37, K38, K39, K4, K44, K45, K46, K47, K48, K49, K5, K54, K55, K56, K57, K58, K59, K6, K64, K65, K66, K67, K68, K69, K7, K74, K75, K76, K77, K78, K79, K8, K84, K85, K86, K87, K88, K89, K9, K94, K95, K96, K97, K98, K99, L0, L04, L05, L06, L07, L08, L09, L1, L14, L15, L16, L17, L18, L19, L2, L24, L25, L26, L27, L28, L29, L3, L34, L35, L36, L37, L38, L39, L4, L44, L45, L46, L47, L48, L49, L5, L54, L55, L56, L57, L58, L59, L6, L64, L65, L66, L67, L68, L69, L7, L74, L75, L76, L77, L78, L79, L8, L84, L85, L86, L87, L88, L89, L9, L94, L95, L96, L97, L98, L99, M0, M04, M05, M06, M07, M08, M09, M1, M14, M15, M16, M17, M18, M19, M2, M24, M25, M26, M27, M28, M29, M3, M34, M35, M36, M37, M38, M39, M4, M44, M45, M46, M47, M48, M49, M5, M54, M55, M56, M57, M58, M59, M6, M64, M65, M66, M67, M68, M69, M7, M74, M75, M76, M77, M78, M79, M8, M84, M85, M86, M87, M88, M89, M9, M94, M95, M96, M97, M98, M99, N0, N04, N05, N06, N07, N08, N09, N1, N14, N15, N16, N17, N18, N19, N2, N24, N25, N26, N27, N28, N29, N3, N34, N35, N36, N37, N38, N39, N4, N44, N45, N46, N47, N48, N49, N5, N54, N55, N56, N57, N58, N59, N6, N64, N65, N66, N67, N68, N69, N7, N74, N75, N76, N77, N78, N79, N8, N84, N85, N86, N87, N88, N89, N9, N94, N95, N96, N97, N98, N99, O0, O04, O05, O06, O07, O08, O09, O1, O14, O15, O16, O17, O18, O19, O2, O24, O25, O26, O27, O28, O29, O3, O34, O35, O36, O37, O38, O39, O4, O44, O45, O46, O47, O48, O49, O5, O54, O55, O56, O57, O58, O59, O6, O64, O65, O66, O67, O68, O69, O7, O74, O75, O76, O77, O78, O79, O8, O84, O85, O86, O87, O88, O89, O9, O94, O95, O96, O97, O98, O99, P0, P04, P05, P06, P07, P08, P09, P1, P14, P15, P16, P17, P18, P19, P2, P24, P25, P26, P27, P28, P29, P3, P34, P35, P36, P37, P38, P39, P4, P44, P45, P46, P47, P48, P49, P5, P54, P55, P56, P57, P58, P59, P6, P64, P65, P66, P67, P68, P69, P7, P74, P75, P76, P77, P78, P79, P8, P84, P85, P86, P87, P88, P89, P9, P94, P95, P96, P97, P98, P99, Q0, Q04, Q05, Q06, Q07, Q08, Q09, Q1, Q14, Q15, Q16, Q17, Q18, Q19, Q2, Q24, Q25, Q26, Q27, Q28, Q29, Q3, Q34, Q35, Q36, Q37, Q38, Q39, Q4, Q44, Q45, Q46, Q47, Q48, Q49, Q5, Q54, Q55, Q56, Q57, Q58, Q59, Q6, Q64, Q65, Q66, Q67, Q68, Q69, Q7, Q74, Q75, Q76, Q77, Q78, Q79, Q8, Q84, Q85, Q86, Q87, Q88, Q89, Q9, Q94, Q95, Q96, Q97, Q98, Q99, R0, R04, R05, R06, R07, R08, R09, R1, R14, R15, R16, R17, R18, R19, R2, R24, R25, R26, R27, R28, R29, R3, R34, R35, R36, R37, R38, R39, R4, R44, R45, R46, R47, R48, R49, R5, R54, R55, R56, R57, R58, R59, R6, R64, R65, R66, R67, R68, R69, R7, R74, R75, R76, R77, R78, R79, R8, R84, R85, R86, R87, R88, R89, R9, R94, R95, R96, R97, R98, R99, S0, S04, S05, S06, S07, S08, S09, S1, S14, S15, S16, S17, S18, S19, S2, S24, S25, S26, S27, S28, S29, S3, S34, S35, S36, S37, S38, S39, S4, S44, S45, S46, S47, S48, S49, S5, S54, S55, S56, S57, S58, S59, S6, S64, S65, S66, S67, S68, S69, S7, S74, S75, S76, S77, S78, S79, S8, S84, S85, S86, S87, S88, S89, S9, S94, S95, S96, S97, S98, S99, T0, T04, T05, T06, T07, T08, T09, T1, T14, T15, T16, T17, T18, T19, T2, T24, T25, T26, T27, T28, T29, T3, T34, T35, T36, T37, T38, T39, T4, T44, T45, T46, T47, T48, T49, T5, T54, T55, T56, T57, T58, T59, T6, T64, T65, T66, T67, T68, T69, T7, T74, T75, T76, T77, T78, T79, T8, T84, T85, T86, T87, T88, T89, T9, T94, T95, T96, T97, T98, T99, U0, U04, U05, U06, U07, U08, U09, U1, U14, U15, U16, U17, U18, U19, U2, U24, U25, U26, U27, U28, U29, U3, U34, U35, U36, U37, U38, U39, U4, U44, U45, U46, U47, U48, U49, U5, U54, U55, U56, U57, U58, U59, U6, U64, U65, U66, U67, U68, U69, U7, U74, U75, U76, U77, U78, U79, U8, U84, U85, U86, U87, U88, U89, U9, U94, U95, U96, U97, U98, U99, V0, V04, V05, V06, V07, V08, V09, V1, V14, V15, V16, V17, V18, V19, V2, V24, V25, V26, V27, V28, V29, V3, V34, V35, V36, V37, V38, V39, V4, V44, V45, V46, V47, V48, V49, V5, V54, V55, V56, V57, V58, V59, V6, V64, V65, V66, V67, V68, V69, V7, V74, V75, V76, V77, V78, V79, V8, V84, V85, V86, V87, V88, V89, V9, V94, V95, V96, V97, V98, V99, W0, W04, W05, W06, W07, W08, W09, W1, W14, W15, W16, W17, W18, W19, W2, W24, W25, W26, W27, W28, W29, W3, W34, W35, W36, W37, W38, W39, W4, W44, W45, W46, W47, W48, W49, W5, W54, W55, W56, W57, W58, W59, W6, W64, W65, W66, W67, W68, W69, W7, W74, W75, W76, W77, W78, W79, W8, W84, W85, W86, W87, W88, W89, W9, W94, W95, W96, W97, W98, W99, X0, X04, X05, X06, X07, X08, X09, X1, X14, X15, X16, X17, X18, X19, X2, X24, X25, X26, X27, X28, X29, X3, X34, X35, X36, X37, X38, X39, X4, X44, X45, X46, X47, X48, X49, X5, X54, X55, X56, X57, X58, X59, X6, X64, X65, X66, X67, X68, X69, X7, X74, X75, X76, X77, X78, X79, X8, X84, X85, X86, X87, X88, X89, X9, X94, X95, X96, X97, X98, X99, Y0, Y04, Y05, Y06, Y07, Y08, Y09, Y1, Y14, Y15, Y16, Y17, Y18, Y19, Y2, Y24, Y25, Y26, Y27, Y28, Y29, Y3, Y34, Y35, Y36, Y37, Y38, Y39, Y4, Y44, Y45, Y46, Y47, Y48, Y49, Y5, Y54, Y55, Y56, Y57, Y58, Y59, Y6, Y64, Y65, Y66, Y67, Y68, Y69, Y7, Y74, Y75, Y76, Y77, Y78, Y79, Y8, Y84, Y85, Y86, Y87, Y88, Y89, Y9, Y94, Y95, Y96, Y97, Y98, Y99, Z0, Z04, Z05, Z06, Z07, Z08, Z09, Z1, Z14, Z15, Z16, Z17, Z18, Z19, Z2, Z24, Z25, Z26, Z27, Z28, Z29, Z3, Z34, Z35, Z36, Z37, Z38, Z39, Z4, Z44, Z45, Z46, Z47, Z48, Z49, Z5, Z54, Z55, Z56, Z57, Z58, Z59, Z6, Z64, Z65, Z66, Z67, Z68, Z69, Z7, Z74, Z75, Z76, Z77, Z78, Z79, Z8, Z84, Z85, Z86, Z87, Z88, Z89, Z9, Z94, Z95, Z96, Z97, Z98, Z99, AA, AA4, AA5, AA6, AA7, AB, AB4, AB5, AB6, AB7, AB8, AB9, AC, AC4, AC5, AC6, AC7, AC8, AC9, AD, AD4, AD5, AD6, AD7, AD8, AD9, AE, AE4, AE5, AE6, AE7, AE8, AE9, AF, AF4, AF5, AF6, AF7, AF8, AF9, AG, AG4, AG5, AG6, AG7, AG8, AG9, AH, AH4, AH5, AH6, AH7, AH8, AH9, AI, AI4, AI5, AI6, AI7, AI8, AI9, AJ, AJ4, AJ5, AJ6, AJ7, AJ8, AJ9, AK, AK4, AK5, AK6, AK7, AK8, AK9, AL, AL4, AL5, AL6, AL7, AL8, AL9, AM, AM4, AM5, AM6, AM7, AM8, AM9, AN, AN4, AN5, AN6, AN7, AN8, AN9, AO, AO4, AO5, AO6, AO7, AO8, AO9, AP, AP4, AP5, AP6, AP7, AP8, AP9, AQ, AQ4, AQ5, AQ6, AQ7, AQ8, AQ9, AR, AR4, AR5, AR6, AR7, AR8, AR9, AS, AS4, AS5, AS6, AS7, AS8, AS9, AT, AT4, AT5, AT6, AT7, AT8, AT9, AU, AU4, AU5, AU6, AU7, AU8, AU9, AV, AV4, AV5, AV6, AV7, AV8, AV9, AW, AW4, AW5, AW6, AW7, AW8, AW9, AX, AX4, AX5, AX6, AX7, AX8, AX9, AY, AY4, AY5, AY6, AY7, AY8, AY9, AZ, AZ4, AZ5, AZ6, AZ7, AZ8, AZ9, BA, BA4, BA5, BA6, BA7, BA8, BA9, BB, BB4, BB5, BB6, BB7, BB8, BB9, BC, BC4, BC5, BC6, BC7, BC8, BC9, BD, BD4, BD5, BD6, BD7, BD8, BD9, BE, BE4, BE5, BE6, BE7, BE8, BE9, BF, BF4, BF5, BF6, BF7, BF8, BF9, BG, BG4, BG5, BG6, BG7, BG8, BG9, BH, BH4, BH5, BH6, BH7, BH8, BH9, BI, BI4, BI5, BI6, BI7, BI8, BI9, BJ, BJ4, BJ5, BJ6, BJ7, BJ8, BJ9, BK, BK4, BK5, BK6, BK7, BK8, BK9, BL, BL4, BL5, BL6, BL7, BL8, BL9, BM, BM4, BM5, BM6, BM7, BM8, BM9, BN, BN4, BN5, BN6, BN7, BN8, BN9, BO, BO4, BO5, BO6, BO7, BO8, BO9, BP, BP4, BP5, BP6, BP7, BP8, BP9, BQ, BQ4, BQ5, BQ6, BQ7, BQ8, BQ9, BR, BR4, BR5, BR6, BR7, BR8, BR9, BS, BS4, BS5, BS6, BS7, BS8, BS9, BT, BT4, BT5, BT6, BT7, BT8, BT9, BU, BU4, BU5, BU6, BU7, BU8, BU9, BV, BV4, BV5, BV6, BV7, BV8, BV9, BW, BW4, BW5, BW6, BW7, BW8, BW9, BX, BX4, BX5, BX6, BX7, BX8, BX9, BY, BY4, BY5, BY6, BY7, BY8, BY9, BZ, BZ4, BZ5, BZ6, BZ7, BZ8, BZ9, CA, CA4, CA5, CA6, CA7, CA8, CA9, CB, CB4, CB5, CB6, CB7, CB8, CB9, CC, CC4, CC5, CC6, CC7, CC8, CC9, CD, CD4, CD5, CD6, CD7, CD8, CD9, CE, CE4, CE5, CE6, CE7, CE8, CE9, CF, CF4, CF5, CF6, CF7, CF8, CF9, CG, CG4, CG5, CG6, CG7, CG8, CG9, CH, CH4, CH5, CH6, CH7, CH8, CH9, CI, CI4, CI5, CI6, CI7, CI8, CI9, CJ, CJ4, CJ5, CJ6, CJ7, CJ8, CJ9, CK, CK4, CK5, CK6, CK7, CK8, CK9, CL, CL4, CL5, CL6, CL7, CL8, CL9, CM, CM4, CM5, CM6, CM7, CM8, CM9, CN, CN4, CN5, CN6, CN7, CN8, CN9, CO, CO4, CO5, CO6, CO7, CO8, CO9, CP, CP4, CP5, CP6, CP7, CP8, CP9, CQ, CQ4, CQ5, CQ6, CQ7, CQ8, CQ9, CR, CR4, CR5, CR6, CR7, CR8, CR9, CS, CS4, CS5, CS6, CS7, CS8, CS9, CT, CT4, CT5, CT6, CT7, CT8, CT9, CU, CU4, CU5, CU6, CU7, CU8, CU9, CV, CV4, CV5, CV6, CV7, CV8, CV9, CW, CW4, CW5, CW6, CW7, CW8, CW9, CX, CX4, CX5, CX6, CX7, CX8, CX9, CY, CY4, CY5, CY6, CY7, CY8, CY9, CZ, CZ4, CZ5, CZ6, CZ7, CZ8, CZ9, DA, DA4, DA5, DA6, DA7, DA8, DA9, DB, DB4, DB5, DB6, DB7, DB8, DB9, DC, DC4, DC5, DC6, DC7, DC8, DC9, DD, DD4, DD5, DD6, DD7, DD8, DD9, DE, DE4, DE5, DE6, DE7, DE8, DE9, DF, DF4, DF5, DF6, DF7, DF8, DF9, DG, DG4, DG5, DG6, DG7, DG8, DG9, DH, DH4, DH5, DH6, DH7, DH8, DH9, DI, DI4, DI5, DI6, DI7, DI8, DI9, DJ, DJ4, DJ5, DJ6, DJ7, DJ8, DJ9, DK, DK4, DK5, DK6, DK7, DK8, DK9, DL, DL4, DL5, DL6, DL7, DL8, DL9, DM, DM4, DM5, DM6, DM7, DM8, DM9, DN, DN4, DN5, DN6, DN7, DN8, DN9, DO, DO4, DO5, DO6, DO7, DO8, DO9, DP, DP4, DP5, DP6, DP7, DP8, DP9, DQ, DQ4, DQ5, DQ6, DQ7, DQ8, DQ9, DR, DR4, DR5, DR6, DR7, DR8, DR9, DS, DS4, DS5, DS6, DS7, DS8, DS9, DT, DT4, DT5, DT6, DT7, DT8, DT9, DU, DU4, DU5, DU6, DU7, DU8, DU9, DV, DV4, DV5, DV6, DV7, DV8, DV9, DW, DW4, DW5, DW6, DW7, DW8, DW9, DX, DX4, DX5, DX6, DX7, DX8, DX9, DY, DY4, DY5, DY6, DY7, DY8, DY9, DZ, DZ4, DZ5, DZ6, DZ7, DZ8, DZ9, EA, EA4, EA5, EA6, EA7, EA8, EA9, EB, EB4, EB5, EB6, EB7, EB8, EB9, EC, EC4, EC5, EC6, EC7, EC8, EC9, ED, ED4, ED5, ED6, ED7, ED8, ED9, EE, EE4, EE5, EE6, EE7, EE8, EE9, EF, EF4, EF5, EF6, EF7, EF8, EF9, EG, EG4, EG5, EG6, EG7, EG8, EG9, EH, EH4, EH5, EH6, EH7, EH8, EH9, EI, EI4, EI5, EI6, EI7, EI8, EI9, EJ, EJ4, EJ5, EJ6, EJ7, EJ8, EJ9, EK, EK4, EK5, EK6, EK7, EK8, EK9, EL, EL4, EL5, EL6, EL7, EL8, EL9, EM, EM4, EM5, EM6, EM7, EM8, EM9, EN, EN4, EN5, EN6, EN7, EN8, EN9, EO, EO4, EO5, EO6, EO7, EO8, EO9, EP, EP4, EP5, EP6, EP7, EP8, EP9, EQ, EQ4, EQ5, EQ6, EQ7, EQ8, EQ9, ER, ER4, ER5, ER6, ER7, ER8, ER9, ES, ES4, ES5, ES6, ES7, ES8, ES9, ET, ET4, ET5, ET6, ET7, ET8, ET9, EU, EU4, EU5, EU6, EU7, EU8, EU9, EV, EV4, EV5, EV6, EV7, EV8, EV9, EW, EW4, EW5, EW6, EW7, EW8, EW9, EX, EX4, EX5, EX6, EX7, EX8, EX9, EY, EY4, EY5, EY6, EY7, EY8, EY9, EZ, EZ4, EZ5, EZ6, EZ7, EZ8, EZ9, FA, FA4, FA5, FA6, FA7, FA8, FA9, FB, FB4, FB5, FB6, FB7, FB8, FB9, FC, FC4, FC5, FC6, FC7, FC8, FC9, FD, FD4, FD5, FD6, FD7, FD8, FD9, FE, FE4, FE5, FE6, FE7, FE8, FE9, FF, FF4, FF5, FF6, FF7, FF8, FF9, FG, FG4, FG5, FG6, FG7, FG8, FG9, FH, FH4, FH5, FH6, FH7, FH8, FH9, FI, FI4, FI5, FI6, FI7, FI8, FI9, FJ, FJ4, FJ5, FJ6, FJ7, FJ8, FJ9, FK, FK4, FK5, FK6, FK7, FK8, FK9, FL, FL4, FL5, FL6, FL7, FL8, FL9, FM, FM4, FM5, FM6, FM7, FM8, FM9, FN, FN4, FN5, FN6, FN7, FN8, FN9, FO, FO4, FO5, FO6, FO7, FO8, FO9, FP, FP4, FP5, FP6, FP7, FP8, FP9, FQ, FQ4, FQ5, FQ6, FQ7, FQ8, FQ9, FR, FR4, FR5, FR6, FR7, FR8, FR9, FS, FS4, FS5, FS6, FS7, FS8, FS9, FT, FT4, FT5, FT6, FT7, FT8, FT9, FU, FU4, FU5, FU6, FU7, FU8, FU9, FV, FV4, FV5, FV6, FV7, FV8, FV9, FW, FW4, FW5, FW6, FW7, FW8, FW9, FX, FX4, FX5, FX6, FX7, FX8, FX9, FY, FY4, FY5, FY6, FY7, FY8, FY9, FZ, FZ4, FZ5, FZ6, FZ7, FZ8, FZ9, GA, GA4, GA5, GA6, GA7, GA8, GA9, GB, GB4, GB5, GB6, GB7, GB8, GB9, GC, GC4, GC5, GC6, GC7, GC8, GC9, GD, GD4, GD5, GD6, GD7, GD8, GD9, GE, GE4, GE5, GE6, GE7, GE8, GE9, GF, GF4, GF5, GF6, GF7, GF8, GF9, GG, GG4, GG5, GG6, GG7, GG8, GG9, GH, GH4, GH5, GH6, GH7, GH8, GH9, GI, GI4, GI5, GI6, GI7, GI8, GI9, GJ, GJ4, GJ5, GJ6, GJ7, GJ8, GJ9, GK, GK4, GK5, GK6, GK7, GK8, GK9, GL, GL4, GL5, GL6, GL7, GL8, GL9, GM, GM4, GM5, GM6, GM7, GM8, GM9, GN, GN4, GN5, GN6, GN7, GN8, GN9, GO, GO4, GO5, GO6, GO7, GO8, GO9, GP, GP4, GP5, GP6, GP7, GP8, GP9, GQ, GQ4, GQ5, GQ6, GQ7, GQ8, GQ9, GR, GR4, GR5, GR6, GR7, GR8, GR9, GS, GS4, GS5, GS6, GS7, GS8, GS9, GT, GT4, GT5, GT6, GT7, GT8, GT9, GU, GU4, GU5, GU6, GU7, GU8, GU9, GV, GV4, GV5, GV6, GV7, GV8, GV9, GW, GW4, GW5, GW6, GW7, GW8, GW9, GX, GX4, GX5, GX6, GX7, GX8, GX9, GY, GY4, GY5, GY6, GY7, GY8, GY9, GZ, GZ4, GZ5, GZ6, GZ7, GZ8, GZ9, HA, HA4, HA5, HA6, HA7, HA8, HA9, HB, HB4, HB5, HB6, HB7, HB8, HB9, HC, HC4, HC5, HC6, HC7, HC8, HC9, HD, HD4, HD5, HD6, HD7, HD8, HD9, HE, HE4, HE5, HE6, HE7, HE8, HE9, HF, HF4, HF5, HF6, HF7, HF8, HF9, HG, HG4, HG5, HG6, HG7, HG8, HG9, HH, HH4, HH5, HH6, HH7, HH8, HH9, HI, HI4, HI5, HI6, HI7, HI8, HI9, HJ, HJ4, HJ5, HJ6, HJ7, HJ8, HJ9, HK, HK4, HK5, HK6, HK7, HK8, HK9, HL, HL4, HL5, HL6, HL7, HL8, HL9, HM, HM4, HM5, HM6, HM7, HM8, HM9, HN, HN4, HN5, HN6, HN7, HN8, HN9, HO, HO4, HO5, HO6, HO7, HO8, HO9, HP, HP4, HP5, HP6, HP7, HP8, HP9, HQ, HQ4, HQ5, HQ6, HQ7, HQ8, HQ9, HR, HR4, HR5, HR6, HR7, HR8, HR9, HS, HS4, HS5, HS6, HS7, HS8, HS9, HT, HT4, HT5, HT6, HT7, HT8, HT9, HU, HU4, HU5, HU6, HU7, HU8, HU9, HV, HV4, HV5, HV6, HV7, HV8, HV9, HW, HW4, HW5, HW6, HW7, HW8, HW9, HX, HX4, HX5, HX6, HX7, HX8, HX9, HY, HY4, HY5, HY6, HY7, HY8, HY9, HZ, HZ4, HZ5, HZ6, HZ7, HZ8, HZ9, IA, IA4, IA5, IA6, IA7, IA8, IA9, IB, IB4, IB5, IB6, IB7, IB8, IB9, IC, IC4, IC5, IC6, IC7, IC8, IC9, ID, ID4, ID5, ID6, ID7, ID8, ID9, IE, IE4, IE5, IE6, IE7, IE8, IE9, IF, IF4, IF5, IF6, IF7, IF8, IF9, IG, IG4, IG5, IG6, IG7, IG8, IG9, IH, IH4, IH5, IH6, IH7, IH8, IH9, II, II4, II5, II6, II7, II8, II9, IJ, IJ4, IJ5, IJ6, IJ7, IJ8, IJ9, IK, IK4, IK5, IK6, IK7, IK8, IK9, IL, IL4, IL

SSID = PCH 6A

11/ 17 Add R2301 but dummy it
and change L2301 source to 3D3V_DAC_S0

Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLb	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture

(**) - When the control signal is low, the switch is "on".




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (POWER1)		
Size	Document Number	Rev	A00
A3	Enrico Caruso 14		
Date:	Wednesday, April 13, 2011	Sheet	23 of 105

www.vinafix.vn





SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLL	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PCH (POWER2)			
Size A3	Document Number	Rev	
Enrico Caruso 14		A00	
Date:	Wednesday, April 13, 2011	Sheet	24 of 105

SSID = PCH



DN15ATI Whistler




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (VSS)		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 25 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 26 of 105


SSID = Thermal

Thermal sensor P2800

Option 1: OTZ=95°C → ADJ=3.3V


Option 2: OTZ=85°C → ADJ=Floating

Option 3: OTZ=90°C → ADJ=GND



12/14 dummy R2803, R2804 and C2805


Very Close to CPU1



2. System Sensor, Put on palm rest


	Pin-1	Definition
P2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm
P2793B	EN	Low (<0.4): IC is shutdown. High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm

Fan controller P2793




Very close to CPU1


12/15 Remove 3rd source




$$R(K) = 0.0012 * T^2 - 0.9308T + 96.147$$



12/13 change P2800 to ver B




VGA Thermal sensor P2800




X02-0311 Add R2816& R2817 to option VGA_THERM and DY the circuit

11/18 remove R2817, R2818, C2816 and NC U2804 OTZ pin




SSID = AUDIO



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011Sheet 30 of 105


Reserved

www.vinafix.vn


SSID = SDIO



11/1 Add R3210, C3210 for EMI



Close U3201



X02-0311 stuff TR3201 and change symbol to 68.00201.141
A00-0324 change TR6102 to TR3201
A00-0406 remove R3206, R3207 PAD

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Card Reader-RTS5138			
Size: A3	Document Number:	Rev: A00	
Date: Wednesday, April 13, 2011		Sheet: 32	of: 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 33 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 34 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00


Date: Wednesday, April 13, 2011	Sheet 35 of 105
---------------------------------	-----------------

SSID = Reset.Suspend


20101206 X02:
Add Q3603 for RTC power sequence.





ROSA Run Power




Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 ± 200mV and the edge must be monotonic

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

S3 Reduction Circuit		
Title	Document Number	Rev
Size A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 37 of 105	


SSID = PWR.Support

DCin CONN




```
SSID = PWR.Support
```

Batt Connector



For actual location, need to be swap all pin

Placement: Close to Batt Connector



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size

Document Number

Enrico Caruso 14

Rev

Size
A

Document Number **E**

Enrico Caruso 14

REV
A

Fig	En
-----	----

USO 14 | A

www.vinafix.vn

SSID = Charger

X01-0217 change PU4002, PU4003 to 84.04407.G37

EE need pull high and net name

0802 Rename H_PROCHOT#

27,42 H_PROCHOT# <<—

PWR_CHG_CMPIN

A00-0412 Change PR4029 to 54.9K

 Springer

AD IA HW 27

PR4027
19K6R2F-GP

 A00-0412 Change PR4027 to 19.6K

[illegible]

EC code only BQ24707

EE need check pull high

PR4034 can dummy if you use external 10mW

X01-0127 DY PQ4007, PR4038, PR4039
for new version BQ24707

Charger Current=1.4~3.6A

X01-0217 change PU4001, PU4004 to 84.04496.037

Add net name 11/10

Adapter Type	PR4023
65W	24K
90W	33.2K
130W	59K

H_PROCHOT#	AD_IA_HW	AD_IA_HW
65W	0	0
90W	1	0
130W	0	1

<Core Design>



Title	
-------	--


CHARGER BQ24707

Size	Document Number	Rev
Custom	Enrico Caruso 14	40

Date: Wednesday, April 13, 2011 Sheet 40 of 105

www.vinafix.vn

```
SSID = PWR.Plane.Regulator 3p3v5v
```



I/P cap: 10U 25V KU805 X5R/ 78.10622.51L
Inductor: 2.2U PFCM063T-3R22M Cyntec 18mohm/20mohm Isat =10Arms 68.2R210.20B
O/P cap: 330U6.3V M6.35V 15mOhm 3.16Arms Matsuki/77.53371.04L
H/S: SI8412DN / 24mohm/30mOhm4.5Vgs/ 84.00412.037
L/S: SI7176ADN / 13.5mohm/16.5mOhm4.5Vgs/ 84.07716.037


SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all switcher channels

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 1.50UH PCMC104T-1R5 Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 220U 6.3V PSLV0J227M 25mOhm 2.236Arms NEC TOKIN/77.C2271.00L
H/S,L/S: FDM33604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037







www.vinafix.vn



www.vinafix.vn



SSID = PWR.Plane.Regulator_lp5v0p75v



I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.68UH PCMC104T-R68MN Cyntec 2.4mohm/2.7mohm Isat =39Arms 68.R6810.20G
O/P cap: 220U2V EEFCX0D221R 15mOhm 2.7Arm/Panasonic/79.22719.20L
H/S,L/S: FDMS3604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			TPS51216 +1.5V SUS		
Size	Document Number	Rev			
A3		Enrico Caruso 14			A00
Date:	Wednesday, April 13, 2011	Sheet	46	of	105

www.vinafix.vn


SSID = PWR.Plane.Regulator_1p8v

APW7153B for 1D8V_S0 DIS


+1.8V_RUN
Design current = 1.015A



$$V_o = 0.8 * (1 + (R1/R2))$$



APL5930 for 1D8V_S0 UMA



$$V_{out} = 0.8V * (R1 + R2) / R2$$


I/P cap: 4.7U 25V K0805 X5R/ 78.47522.51L
O/P cap: 22U 25V M0805 X5R/ 78.22610.51L
Inductor: 1.5U PCMC063T Cyntec 14mohm/15mohm Isat =18Arms 68.1R510.10K

www.vinafix.vn


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>APW7153B +1.8V_RUN</i>			
Size	Document Number	Rev	
A3		<i>Enrico Caruso 14</i>	
Date: Wednesday, April 13, 2011		Sheet	105
		47	of

www.vinafix.vn




SSID = VIDEO




SSID = Inverter

INVERTER POWER




SSID = VIDEO

LCD POWER




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD Connector			
Size A3	Document Number		Rev
Enrico Caruso 14		A000	
Date:	Wednesday, April 13, 2011	Sheet 49 of 105	


SSID = VIDEO

11/3 Add RN5010 for CRT SMBus
X02-0303 change 0R to short pad

11/ 17 Add RN5012 for SMBus pull high
X01: change RN5012 from 0R to 2.2K




5V Tolerance




Layout Note:




- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.




Hsync & Vsync level shift




X01-0208 change R5002, R5003 to 33R





11/29 change CRT1 to 20.20927.015



11/18 change Fuse for CRT and HDMI share



11/15 remove F5501 base on brazos result.
11/ 17 Remove R5001



CLOSE TO TRANSFORMER

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 52 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 53 of 105

LVDS_Switch

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011Sheet 54 of 105

Reserved

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP/Fan Connector

Size	Document Number	Rev
A3	Enrico Caruso 14	A00


Date: Wednesday, April 13, 2011	Sheet 55 of 105
---------------------------------	-----------------

SSID = SATA


SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031


12/22 Change HDD1 CONN to 62.10065.H71




Close to HDD1




ODD Connector




12/21 ODD1 to 22.10300.201




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0



Current limit
Active High
typ => 2A


www.vinafix.vn

<Core Design>

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


ESATA

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 57 of 105
---------------------------------	-----------------

SSID = AUDIO

Speaker Connector




11/10 remove MIC1



11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002







SSID = LOM

LAN TransFormer

Giga Main: 68.IH601.301
Giga 2nd: 68.05009.30A


10/100 Main: 68.HH035.301
10/100 Main: 68.01284.30A




12/6 change resistor package.

11/25 modify to CRC circuit and divided resistor as EMI suggest
11/29 Change C5911 to 78.1022S.22L

RJ45



11/29 change RJ45 to 22.10277.D01



www.vinafix.vn

DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **XFOM&RJ45**
Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**
Date: Wednesday, April 13, 2011 Sheet 59 of 105

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH


11/18 Merge R6003, R6004, R6005 to RN6001

12/6_swap net for layout
X01-0211 swap CS#, WP# for layout

X01: modify CS#, WP#

21.27 SPI_CS0#_R
21.27 SPI_SO_R

11/18 reserve R6002 for WP# and change
change DO pin pull down to capacity




Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25032.D01	SST	SST25VF032B-80-4I-S2AF
4	72.25P32.C01	Numonyx	M25PX32-VMW6F


Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil


PCH and EC length less than 6.5 inch




SSID = RBATT



11/29 change RTC1 to 20.F1606.002



11/23 add RTC DET circuit







VccRTC is now connected to VccDSW3_3 through the Schottky diode instead of the 3.3V Sus well.



<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	Flash/RTC		
Size A3	Document Number	Rev	
Enrico Caruso 14		A00	
Date: Wednesday, April 13, 2011	Sheet 60	of 105	

SSID = USB



11/1 Stuff TR6101 for EMI



DN15ATI Whistler



Title		
USB Power SW		
Size	Document Number	Rev
	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 61	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 62 of 105
---------------------------------	-----------------

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A3

Document Number

Enrico Caruso 14

Rev


A00

Date: Wednesday, April 13, 2011

Sheet 63 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 64 of 105
---------------------------------	-----------------

SSID = Wireless

Mini Card Connector(802.11a/b/g)



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 66 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 67 of 105

Reserved


www.vinafix.vn

FRONT POWER LED




11/26 reserve R6813 to avoid LED turn on when Q6801 install

A00-0320 Change resistor for LED brightness



SATA HDD LED (White)


Need change to LOW active from KBC GPIO



11/26 Add R6810 to avoid LED turn on

11/18 add R6804 R6805 0ohm and dummy Q6807, Q6808

Battery LED2 (WHITE_LED)



11/16 Del RN6801 to follow DV15 AMD

X02-0303 change 0R to short pad

WHITE

AMBER


Battery LED1 (AMBER_LED)

A00-0413 change R6806, R6812, R6801, R6808 to 330ohm

Wireless LED

A00-0328 change R6814 to 10KR

11/26 change WLANLED control circuit



11/26 if WLAN LED control by KBC. remove D6801 and short R6814, R6807


X01-0217 Change R6814 to 0R

X02-0315 Change R6808 to 499R

Place EC6806 near LED2


A00-0316 modify WLED1 circuit for brightness

Power button




12/10 change PWRBT1 pin define
12/21 change PWRBT1 to 20.K0464.004

SSID = KBC





11/26 change KB1 to 20.K0597.030
12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit


CAP LED CONTROL



SSID = Touch.Pad

X01-0216 Modify pin define error

TouchPad Connector



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
Key Board/Touch Pad		
Size A3	Document Number	Rev
Enrico Caruso 14		A00
Date: Wednesday, April 13, 2011	Sheet 69	of 105

www.vinafix.vn

(Blanking)

DN15ATI Whistler

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A3	Document Number		Rev
Enrico Caruso 14		A00	
Date: Wednesday, April 13, 2011		Sheet	70 of 105



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Debug connector			
Size	Document Number		Rev
A3	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 71 of	105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 72 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved


Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 73 of 105
---------------------------------	-----------------

SSID = SDIO



0810 Vendor Recommend




For EMI

11/18 Dummy EC7401, EC7403

11/20 vendor recommend to reserve 5P

X01-0216 stuff EC7401~EC7410 for EMI



<Core Design>



Title		
SD/XD/MS/MMC Card CONN		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 74 of 105

SSID = ExpressCard

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Express Card		
Size	Document Number				Rev
A3	Enrico Caruso 14				A00
Date: Wednesday, April 13, 2011			Sheet	75 of	105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 76 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 77 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 78 of 105
---------------------------------	-----------------

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 79 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 80 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00


Date: Wednesday, April 13, 2011	Sheet 81 of 105
---------------------------------	-----------------

11/1 Stuff TR8201, TR8202 for EMI




A00-0406 remove R8201, R8202, R8203, R8204 pad
A00-0320 Change TR8201, TR8202 to 120ohm.
A00-0408 Swap net for layout


12/6 swap net for layout



11/1 Add EC2901~EC2904 for EMI request



IOBD1 is for USB board




11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210

IOBD2 is for Audio board



X02-0309 Del AFTP8201~8210

12/10 Change pin defien for audio board routing smooth.

12/14 Change IOBD2 to 20.K0429.016 and change pin define.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A3

Document Number

Enrico Caruso 14

Rev


A00

Date: Wednesday, April 13, 2011

Sheet 82 of 105


SSID = VIDEO

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)


	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R




★ ★ This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF

Place all these components very close to GPU
(Within 25mm) and keep all component close
to each Other (within 5mm) except R MEM 2



For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).





P/N: FJPJP

2010/07/06
Schematics check list:
A pull-down resistor is required.

DN15ATI Whistler

Title			
GPU Memory(2/5)			
Size	Document Number		Rev
Custom	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011		Sheet 84 of 105


SSID = VIDEO








	PX_EN	8209A_EN/DEM_VGA	1DSV_VGA_PWOK_R	PX_EN#	PX_EN##
Non-BACO	0	1	1	0	1
BACO	1	0	0	1	0

PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN## = High, BIF_VDDC = VGA_CORE


SSID = VIDEO






2010/07/09 N11 and N12: in Seymour is NC



SSID = VIDEO



X01-0211 change VRAM symbol for layout (larger package)



DN15AT1 Whistler

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title GPU-VRAM1,2 (1/4)			
Size	Document Number	Rev	
Custom	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet	88 of 105

www.vinafix.vn

SSID = VIDEO

Simulation 10/07



12/28 Yellow mark for OPI change

Simulation 10/07

Simulation 10/07

12/28 Yellow mark for OPI change

X01-0211 change VRAM symbol for layout (larger package)




DN15AT1 Whistler

DELL Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM3,4 (2/4)		
Size Custom	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 89	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 90 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size A3

Document Number


Rev

Date: Wednesday, April 13, 2011

Sheet 91 of 105


Enrico Caruso 14

A00




3D3V_S0 to 3D3V_VGA_S0 Transfer

Change DUMMY Reference Name to PX_BACO





dGPU mode	DGPU_PWR_EN#
IGPU	H
IGPU with BACO	L



1D8V_VGA_S0

AO4468, SO-8
Id=77A, Qg=9-12nC
Rds(on)=17.4-22m ohm





1D5V_VGA_S0

change low Rds(on) MOSFET

AO4468, SO-8
Id=77A, Qg=9-12nC
Rds(on)=17.4-22m ohm


1D5V_S3 to 1D5V_VGA_S0 trace need increase to avoid 1D5V_VGA_S0 DROP Voltage.

Park Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence



G9731 for 1V_VGA_S0

Park Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence



1V_VGA_S0
Design current = 2.445A

$$V_{out} = 0.8V * (R1 + R2) / R2 = 1.0036V$$

$$V_o (cal.) = 1.0036V$$

<Core Design>


(Blanking)

DN15ATI Whistler

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size A3	Document Number		Rev
	Enrico Caruso 14		A00
Date: Wednesday, April 13, 2011		Sheet 94 of	105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

A3

Document Number

Enrico Caruso 14

Rev

A00


Date: Wednesday, April 13, 2011

Sheet 95 of 105

SSID = SDIO

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL


Size
A3

Document Number
Enrico Caruso 14


Date: Wednesday, April 13, 2011

Rev
A00

Sheet 96 of 105



X01-0208 stuff SPR1 and add SPR2



SSID = Mechanical

12/17 add SPR1 for EMI
12/21 change SPR1 to 34.4B312.002
12/22 change SPR1 to 34.39S07.003





X01-0211 change SPR2, SPR3 to 34.4B312.002

X01-0210 add SPR3

For CPU BRACKET

VGA Stand-Off


PCH Stand-Off



A00-0412 dummy H12, H13 for remove PCH Heatsink

A00-0413 change H12 to 34.4HL17.001

12/2 Delete SPR1, SPR2




12/15 Stuff EC9727

12/17 Add EC9741

12/6 Add EMI capacities

12/20 change EMI caps to 0402 package



www.vinafix.vn


<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title UNUSED PARTS/EMI Capacitors			
Size A3	Document Number Enrico Caruso 14	Rev A00	
Date: Wednesday, April 13, 2011	Sheet 97	of 105	

(AC mode)

(DC mode)

Within logic high level and disable if it is less than the logic low level.



Not floating.

Sense the power button status

This signal has an internal pull-up resistor and has an internal 16 ns de-bounce on the input.

V5REF must be powered up before Vcc1_3, or after Vcc1_3 within 0.7 V. Also, V5REF must power down after Vcc1_3, or before Vcc1_3 within 0.7 V.



Timing diagram for the PCH GPIO54 output. The diagram shows the relationship between several signals:

- DGPU_PWR_EN (Discrete only)
- 3D3V_VGA_S0 (Discrete only)
- S2Q3A_EN/DEM_VGA (Discrete only)
- VGA_CORE (Discrete only)
- 1V_VGA_S0 (Discrete only)
- S015_PG0OOD_1V (Discrete only)
- 1D5V_VGA_S0 (Discrete only)
- DGPU_FANOK (Discrete only)
- 1D5V_VGA_S0 (Discrete only)

The diagram includes a PCH GPIO54 output signal, a 3D3V_VGA_S0 signal above VT357 VIH, and two PGOOD signals: RT9035 PGOOD and VT357 PGOOD. Timing constraints are indicated:

- $T_r > 0ms$ for the 3D3V_VGA_S0 signal.
- $T_r < 0ms$ for the S015_PG0OOD_1V signal.
- $T_r < 0ms$ for the 1D5V_VGA_S0 signal.
- $T_r < 20ms$ for the 1D5V_VGA_S0 signal.

For power-down, reversing the ramp-up sequence is recommended.




V5AREF_Sus must be powered up before VccSus2_3, or after VccSus2_3 within 0.7 V. Also, V5AREF_Sus must power down after VccSus2_3, or before VccSus2_3 within 0.7 V.


V1SRF must be powered up before Voc1_3, or after Voc1_3 within 0.7 V. Also, V1SRF must power down after Voc1_3, or before Voc1_3 within 0.7 V.

This signal represents the Power Good for all the non-CORE and non-graphics power rails.

Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM



www.vinafix.vn



Power Shape

Regulator

LDO

Switch

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number

Rev

A3

Enrico Caruso 14


A00

Date: Wednesday, April 13, 2011



Sheet 100 of 105

www.vinafix.vn


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA-->220uF DIS-->470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number

Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011

Sheet 103 of 105

www.vinafix.vn

DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 0R to short pad	X02
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	X02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	X02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	X02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	X02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	X02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	X02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

DN15ATI Whistler

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 104 of	105

