

	Page
Title	1
Cover Sheet	1
Block Diagram	2
Clock Distribution	3
CPU-CLK/MISC/XDP	4
CPU-DMI/PEG/DDI	5
CPU-Memory-Channel A	6
CPU-Memory-Channel B	7
CPU-POWER	8
CPU-GND	9
DDR III XMM 4	10
DDR III XMM 3	11
DDR III XMM 2	12
DDR III XMM 1	13
PCH-PME	14
PCH-DMI/PCIE/USB	15
PCH-CLK	16
PCH-DDI/SATA	17
PCH-LPC/SPI	18
PCH-SMB/AUDIO	19
PCH-Power	20
PCH-GND	21
PCIE x16 Slot	22
SIO15 Nuvoton NPCD315H-1	23
SIO15 Nuvoton NPCD315H-2	24
KB / MS / COM	25
SIO- PULL UP/DOWN/PS_ON	26
DDI Port Slot	27
DISPLAY CONN	28
DP to VGA- ITE IT6515	29
VGA CONN	30
PCIE x16 Slot /w X4 Signal	31
PCIE x1 Slots	32
SATA/LED	33
Gigabit LAN RTL8111HSH-CG	34
LAN Connector	35
Azalia Codec-ALC 221 VB3	36
AUDIO CONNECTOR	37
Rear USB POWER	38
Front USB POWER	39
USB2.0	40
Rear USB3.0	41
Front USB3.0	42
Header/ SPI	43
FAN /TPM	44
DDR Power	45
IMVP8-ISL95855	46
CPU VCORE/VCCGT/VCCSA/VCCIO	47,48,49,50
PCH Core Power	51
-12V/+3.3V_AUX/+1.8V_AUX	52
ATX/F_Panel/EMI	53
EMI cap	54
CPU/PCH XDP	55
Manual & Option Parts	56
PON	57
Pwrok/Reset	58
Power Map	59
GPIO Table	60,61,62
History	63

Cars - Berlinetta X4

Cars - Maranello X4

Cars - Barchetta X3

uATX(244 mm X 244 mm)

CPU: Intel Skylake Processor

System Chipset:
Intel Skylake PCH-H

OnBoard Chipset:

AZALIA Codec: Realtek ALC 221 VB3
 LAN: Realtek RTL8111HSH-CG 10/100/1000 NIC
 SIO: Nuvoton NPCD315H
 DP to VGA: ITE IT6515
 Flash ROM: 128 Mb

Main Memory:
DDRIII (1600MHz) * 4 (Dual Channel)

Expansion Slots:
 PCI Express (X16) Slot * 1
 PCI Express (X1) Slot * 2
 PCI Express (X16) Slot /w X4 Signal * 1
 DDI Port Slot *1

PWM:
 Controller: ISL95855
 Controller: TPS51216RUKR

Other:
 SATA *3
 USB3.0 *7 (Rear*4 Front*2 Internal*1)
 USB2.0 *2 (Rear*2)
 DP PORT*1
 VGA PORT *1
 COM PORT *1
 COM Header *1

Marking	Description
I	Install
NI	Not Install
MP	Production Part ONLY
PROTO	Not For Production Part
CRITICAL	Critical Components

BOM DISTRIBUTION RULE
 Berlinetta,Maranello,Barchetta
 (BOM,BOM,BOM)


BOARD REV	Development Phase
0	DB-1
1	DB-2
2	DB-3
3	SI-1
4	SI-2
5	SI-3
6	PV-1
7	PV-2

Project
Berlinetta
Maranello
Barchetta

Latest modified date:
2015/06/05

HP Restricted Secret

	HEWLETT PACKARD	HP RESTRICTED
THIS DOCUMENT CONTAINS RESTRICTED INFORMATION THAT IS HEWLETT PACKARD PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.		
DRAWN BY	MICRO-STAR INT'L CO., LTD	
Title	Cover Sheet	
Size	Document Number	Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4
Date	Friday, June 05, 2015	
	Sheet	1 of 65



Latest modified date:
2014/11/27

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

HEWLETT PACKARD
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO., LTD


Title Block Diagram

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Rev X4

Date: Friday, June 05, 2015

Sheet 2 of 65



Vinifix.com

Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2014/11/27

HP Restricted Secret



DRAWN BY **MICRO-STAR INT'L CO.,LTD**


Title **Clock Distribution**


Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Rev
X4

Date: Friday, June 05, 2015

Sheet 3 of 65





Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2014/11/27

HP Restricted Secret

**HEWLETT
PACKARD**
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO.,LTD


Title CPU-DMI/PEG/DDI

Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Rev X4

Date: Friday, June 05, 2015


Sheet 5 of 65



HP Restricted Secret

HEWLETT PACKARD
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP) PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO., LTD
Title CPU-Memory-Channel A
Size Document Number Rev
Custom HP SCH P/N: 793306-000(MSI MS-7957) X4
Date: Friday, June 05, 2015 Sheet 6 of 65



Note: Pin function corresponding to different DDR technologies
Left to right: DDR3I / LPDDR3/DDR4

Note: Pin function corresponding to different DDR technologies
Left to right: DDR3L / LPDDR3/DDR4

Latest modified date
2014/11/27

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHER
EXCEPT AS ALLEGED IN THE HP AGREEMENT.

DRAWN BY

DRAWN BY MICRO-STAR INT'L CO.,LTD


Title




CPU-Memory-Channel B

Size Document Number
Custom HP SCH P/N: 793306-000 (MSI MS-7957)

Printed on 05-05-2015

Date: Friday, June 05, 2015





Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2014/11/27

HP Restricted Secret



**HEWLETT
PACKARD**

HR RESTRICTED

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO STAR INT'L CO., LTD.

Title

CPU-GND

Custom HP SCH P/N: 793306-000(MSI MS-7957)



Date: Friday, June 05, 2015

1

DDRIII DIMM_A1

6.11 MEM_MA_DATA[63..0]


WHITE COLOR
N13-2401611-F02



DDR3

MEM_MA_ADD[15..0] 6.11

11,12,13 SMBCLK_DDR R22 33R0402 ↔ SMB_CLK_MAIN 23,55
11,12,13 SMBDATA_DDR R23 33R0402 ↔ SMB_DATA_MAIN 23,55



Latest modified date:
2014/11/27

HP Restricted Secret

**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD PROPERTY. DO NOT DISCLOSE OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO.,LTD



Title DDR III XMM4

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Date Friday, June 05, 2015 Rev X4

Sheet 10 of 65

DDRIII DIMM A2



SMBCLK_DDR ↗ SMBCLK_DDR 10,12,13
SMBDATA_DDR ↗ SMBDATA_DDR 10,12,13


Latest modified date
2014/11/27

HP Restricted Secret

Project	
Berlinetta	
Maranello	V
Barchetta	V

HP Restricted		HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS HEWLETT-Packard IP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.		
DRAWN BY	MICRO-STAR INT'L CO.,LTD	
Title	DDR III XMM3	
Size	Document Number	Rev
Custom	HPI SCH PN: 793306-000(MSI MS-7957)	X4
Date:	Friday, June 05, 2015	Sheet 11 of 65

DDRIII DIMM B1



Latest modified date
2014/11/27

HP Restricted Secret



**HEWLETT
PACKARD**

**HEWLETT
PACKARD**

MICRO-STAR INT'L CO., LTD.

DR III XMM2


Document Number

SCH P/N: 793306-000(MSI MS-7957)

Friday, June 05, 2015

1

DDRIII DIMM_B2



Project	Berlinetta	
Maranello	V	
Barchetta	V	

Latest modified date:
2014/11/27

HP Restricted Secret

**HEWLETT
PACKARD**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION
THAT HEWLETT-PACKARD (HP) DO NOT DISCLOSE OR TO DUPLICATE OTHERS
UNLESS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO., LTD



Title DDR III XMM1 teknisi indonesia

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)



Rev X4

Date Friday, June 05, 2015

Sheet 13 of 65



DRWBOK Generation Schematic



Latest modified date
2015/05/29

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED

CUMENET CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHER
NOT AUTHORIZED BY HP.

PACKARD EXCERPT AUTHORIZED BY PTA

MICRO-STAR INT'L CO., LTD


H-PME

Document Number

SCH P/N: 793306-000(MSI MS-7957)

iday, June 05, 2015

1



Latest modified date:
2015/04/20

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE
WITHOUT AUTHORIZATION BY HP

DRAWN BY

MICRO-STAR INT'L CO.,LTD


Title

CHI-PUN-CHUAN



Rev

PCH-DMI/PCIE/USB

Custom HP SCH P/N: 793306-000(MSI MS-7957)



RTC Block



N91-01F0201-L06
Latest modified date:
2014/04/20

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

HEWLETT
PACKARD

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.


DRAWN BY MICRO-STAR INT'L CO., LTD

Title PCH-CLK


Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Rev X4

Date: Friday, June 05, 2015 Sheet 16 of 65



Vinafix.com



Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2015/04/20

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY


MICRO-STAR INT'L CO., LTD

Title


PCH-DDI/SATA

Custom HP SCH P/N: 793306-000(MSI MS-7957)

1



Platform debug header



E25 - PLATFORM DEBUG HEADER - ENT15 PIN DESCRIPTION

PIN #	Voltage Level	Direction	SIGNAL NAME	SIGNAL NAME	Direction	Voltage	PIN #
1	GND	GND	GND	+3.3V_AUX	Power	Power	2
3	O/D	IN	NMI#	eSPI_ALERT#/LPCIRQ#	BiDi	1.8V/3.3V	4
5	1.8V/3.3V	OUT	eSPI_CS1#/LPC_detect#	eSPI_CS0#/LPC_LFRAME#	OUT	1.8V/3.3V	6
7	GND	GND	GND	eSPI_DATA3/LPC_AD3	BiDi	1.8V/3.3V	8
9	1.8V/3.3V	BiDi	eSPI_DATA2/LPC_AD2	eSPI_DATA1/LPC_AD1	BiDi	1.8V/3.3V	10
11	1.8V/3.3V	BiDi	eSPI_DATA0/LPC_AD0	eSPI_CLK/LPC_LPC	OUT	1.8V/3.3V	12
13	O/D	IN	System RESET IN#	eSPI_RESET#/LPC_RESET#	OUT	1.8V/3.3V	14
15	GND	GND	GND	UART_TX	OUT	3.3V	16
17	3.3V	IN	HPGP_DBG_SERIAL_DET#	UART_RX	IN	3.3V	18
19	Power	Power	+3.3V_AUX	+3.3V_AUX	Power	Power	20

Latest modified date:
2015/06/04

HP Restricted Secret



**HEWLETT
PACKARD**


Project	
Berlinetta	V
Maranello	V
Barchetta	V





HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS

AUTHORIZED BY HP.
NTL CO.,LTD

Rev

7957) 18 of 65 X





Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/06/04

HP Restricted Secret

**HEWLETT
PACKARD**
DRAWN BY
MICRO-STAR INT'L CO., LTD

Title
PCH-Power


Size
Custom Document Number
HP SCH P/N: 793306-000(MSI MS-7957)

Rev
X4

Date: Friday, June 05, 2015 Sheet 20 of 65

D 0 C C B A A

5 4 3 2 1



Vinafix.com

Latest modified date:
2015/04/20

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

 HEWLETT
PACKARD
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.


DRAWN BY MICRO-STAR INT'L CO.,LTD

Title PCH-GND

Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)	Rev X4
-------------	---	--------

Date: Friday, June 05, 2015 Sheet 21 of 65

PCI EXPRESS X16 SLOT



Latest modified date:
2015/01/28

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

**HEWLETT
PACKARD**
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO.,LTD


Title PCIE x16 Slot

Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)
----------------	--


Rev
X4

Date: Friday, June 05, 2015


Sheet 22 of 65




PS2 KEYBOARD & MOUSE CONNECTOR



SERIAL PORT 1



SERIAL PORT 2



Support ring wake

pull up resistor at S/B inside




TABLE 12
FLOATING SERIAL PORT PIN DEFINITION (TOP VIEW)

Pin #	Signal Name	Signal Name	Pin #
1	DTR#	RXD	2
3	CTS#	DSR#	4
5	TXD	RI#	6
7	GND	GND	8
9	+5 V	+3.3 VAUX	10
11	RTS#	COMM_B_DETECT#	12
13	DCD#	-12 V (THRU DIODE)	14
15	+12 V (THRU DIODE)	KEY	16

Latest modified date:
2015/05/04

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

HEWLETT PACKARD
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.



DRAWN BY MICRO-STAR INT'L CO., LTD

Title KB / MS / COM



Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015 Sheet 25 of 65 Rev X4

Board REV	Pull-Down	Pull-Up	Development Phase
0	10K	NI	BD-1
1	10k	69.8k	BD-2
2	10k	30.1k	BD-3
3	10k	16.5k	SI-1
4	16.5k	16.5k	SI-2
5	16.5k	10k	SI-3
6	30.1k	10k	PV-1
7	69.8k	10k	PV-2



PCA	ML_STR2[2:0] (hex)	MLSTR1[2:0] (hex)
Berlinetta	0	7
Maranello	1	0
Barchetta	1	1
Enzo	1	2



Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

HEWLETT
PACKARD

DRAWN BY MICRO-STAR INT'L CO., LTD

Title SIO - PULL UP/DOWN/PS_ON


Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015

Rev X4

Sheet 26 of 65

DDI Port Slot



Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2014/11/27

HP Restricted Secret





 **HEWLETT
PACKARD**
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO.,LTD

Title DDI Port Slot


Size Document Number Rev
Custom HP SCH P/N: 793306-000(MSI MS-7957) X4

Date: Friday, June 05, 2015 Sheet 27 of 65





N5W-20M0530-W06

DP POWER



Vinafix.com



Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date
2014/11/27

HP Restricted Secret



**HEWLETT
PACKARD**

UR RESTRIKTER

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

EXCEPT AS AUTHORIZED BY U.S.

MICRO-SD



DISPLAY CONN

Size	Document Number
------	-----------------

Custom HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015

7



Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

**HEWLETT
PACKARD**
DRAWN BY MICRO-STAR INT'L CO.,LTD

Title DP to VGA- ITE IT6515

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)


Date: Friday, June 05, 2015

Rev X4

Sheet 29 of 65

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

VGA CONN BLOCK



Latest modified date:
2015/05/04

HP Restricted Secret

**HEWLETT
PACKARD**
DRAWN BY MICRO-STAR INT'L CO., LTD

Title VGA CONN

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)


Date: Friday, June 05, 2015

Project	
Berlinetta	V
Maranello	V
Barchetta	



HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

Rev X4

PCI EXPRESS x1-PORT



PCI EXPRESS x1-PORT



Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/20

HP Restricted Secret

**HEWLETT
PACKARD**
HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO.,LTD

Title PCIE x1 Slots










Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Rev
X4


Date: Friday, June 05, 2015

Sheet 32 of 65


SATA Connector




Gigabit LAN RTL8111HSH-CG



LAN Power



Place C235 close
Pin 23 within 200 μ



Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date
2015/04/10

HP Restricted Secret



HEWLETT
PACKARD

BY MICRO STAR INTEL CO., LTD.

MICRO-STAR INT'L CO., LTD.

Gigabit LAN RTL8111HSH-CG


Document Number

HP SCH P/N: 793306-000(MSI MS-7957)


Friday, June 05, 2015

1

LAN Connector




N58-32F0321-U30



WOL ON	Speed	Active/Idle Mode		
		SO	S3/S4	S5
Active LED	1G Bit	Blink	Blink	Blink
	100M Bit	Amber	Amber	Amber
	10M Bit	Blink	Blink	Blink
Link Speed LED	1G Bit	Green	Green	Green
	100M Bit	Green	Green	Green
	10M Bit	Green	Green	Green
WOL OFF	SO	SB/S4	S5	
	1G Bit	Blink	OFF	OFF
	100M Bit	Amber	OFF	OFF
Active LED	10M Bit	Blink	OFF	OFF
	1G Bit	Green	OFF	OFF
	100M Bit	Green	OFF	OFF
Link Speed LED	10M Bit	Green	OFF	OFF
	1G Bit	Green	OFF	OFF
	100M Bit	Green	OFF	OFF
Link OFF	SO	SB/S4	S5	
	1G Bit	OFF	OFF	OFF
	100M Bit	OFF	OFF	OFF
Active LED	10M Bit	OFF	OFF	OFF
	1G Bit	OFF	OFF	OFF
	100M Bit	OFF	OFF	OFF
Link Speed LED	1G Bit	OFF	OFF	OFF
	100M Bit	OFF	OFF	OFF
	10M Bit	OFF	OFF	OFF

SCHEMATIC



Latest modified date:
2015/05/04

HP Restricted Secret

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO., LTD

Title LAN CONNECTOR


Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Rev X4

Date Friday, June 05, 2015


Sheet 35 of 65








AUDIO CODEC REGULATORS

PN: I31-5156B09-A30



SPEAKER HEADER

P/N:N32-1020521-F02




D23,D24,D25,D26,D28,D29,D30,D31
DOG-2950500-SI0
AVL:DOG-3010510-I05
Latest modified date:
2014/11/27

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

HEWLETT PACKARD	
HP RESTRICTED	
THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.	
DRAWN BY	MICRO-STAR INT'L CO., LTD
Title	
AUDIO CONNECTOR	
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)
Date:	Rev X4
Date: Friday, June 05, 2015 Sheet 37 of 65	



HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED

~~HP RESTRICTED~~
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO STAR INT'L CO., LTD.


Title

Rear USB POWER

Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)	Rev. X
Date:	Friday, June 05, 2015	Sheet 38 of 65

Latest modified date:
2015/02/13

P/N:I36-7534Q02-U33



HP Restricted Secret



HP RESTRICTED

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

MICRO-STAR INT'L CO., LTD

Title

Front USB POWER

Size Document Number

Custom HP SCH P/N: 793306-000(MSI MS-7957)


Rev

X4

Date: Friday, June 05, 2015

Sheet 39 of 65

Rear USB Connector For USB Port 4 / 5



Vinafix.com

Latest modified date:
2015/01/13

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO-STAR INT'L CO.,LTD



Title USB2.0

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)



Rev X4

Date: Friday, June 05, 2015 Sheet 40 of 65

REAR USB3.0 Connector



REAR USB3.0 Connector



Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2015/01/15

HP Restricted Secret

HEWLETT
PACKARD

DRAWN BY MICRO-STAR INT'L CO., LTD

Title Rear USB 3.0

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015

Rev X4

Sheet 41 of 65

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235




236

237

238

239

FRONT USB3.0 Connector






N32-2101181-H06

BH2X10[20];2PITCH_BLUE-RH-2

MEDIA USB3.0 Connector

15 USB3_RX8_DN
15 USB3_RX8_DP
15 USB3_TX8_DN
15 USB3_TX8_DP

C331 I,NI 0.1u25X50402 SB3_TX8_C_DN
C332 I,NI 0.1u25X50402 SB3_TX8_C_DP



Latest modified date:
2015/01/15

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

HEWLETT
PACKARD
DRAWN BY

MICRO-STAR INT'L CO., LTD

Title

Front USB 3.0

Size Custom Document Number
Rev


HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015


X4

Sheet 42 of 65


SPI FLASH ROM




SPI DEBUG PROT




Flash Descriptor Override Header (ME_DIS)




BOOT BLOCK WRITE JUMPER




PASSWORD JUMPER



BOOT BLOCK RECOVERY HEADER



BIOS



M31-2512853-W03

Vinifix.com

Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/17



HEWLETT
PACKARD

DRAWN BY MICRO-STAR INT'L CO.,LTD

Title Header/ SPI

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015



Rev X4

HP RESTRICTED


THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

Sheet 43 of 65


FAN BLOCK




+5V_USB_SUS_ACK



TPM




DDR3L DIMM Power




VTT_DDR Power Control fro support C8

For special PSU sequence



DDR3L Regulator Power Source



Latest modified date:
2015/04/01

HP Restricted Secret

HEWLETT
PACKARD

DRAWN BY MICRO-STAR INT'L CO., LTD

Title DDR Power

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Rev X4

Date: Friday, June 05, 2015 Sheet 45 of 65

1 0 1

A 0 1

C 0 1

D 0 1

E 0 1

F 0 1

G 0 1

H 0 1

I 0 1

J 0 1

K 0 1

L 0 1

M 0 1

N 0 1

O 0 1

P 0 1

Q 0 1

R 0 1

S 0 1

T 0 1

U 0 1

V 0 1

W 0 1

X 0 1

Y 0 1

Z 0 1

AA 0 1

AB 0 1

AC 0 1

AD 0 1

AE 0 1

AF 0 1

AG 0 1

AH 0 1

AI 0 1

AJ 0 1

AK 0 1

AL 0 1

AM 0 1

AN 0 1

AO 0 1

AP 0 1

AQ 0 1

AR 0 1

AS 0 1

AT 0 1

AU 0 1

AV 0 1

AW 0 1

AX 0 1

AY 0 1

AZ 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1

BJ 0 1

BK 0 1

BL 0 1

BM 0 1

BN 0 1

BO 0 1

BP 0 1

BR 0 1

BS 0 1

BT 0 1

BU 0 1

BV 0 1

BW 0 1

BY 0 1

BA 0 1

BB 0 1

BC 0 1

BD 0 1

BE 0 1

BF 0 1

BG 0 1

BH 0 1

BI 0 1


BJ 0 1

BK 0 1



BL 0 1

Skylake S-line 65W ISL95855

Vinifix.com



**0.55V~1.5V output range
65W Iccmax=79A**




Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/07

HP Restricted Secret

	HEWLETT PACKARD	HP RESTRICTED
		THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.
DRAWN BY	MICRO-STAR INT'L CO., LTD	
Title	CPU VCORE	
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)	Rev X4
Date:	Friday, June 05, 2015	Sheet 47 of 65

**0.55V~1.5V output range
65W Iccmax=51A**



Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/07


HP Restricted Secret

**HEWLETT
PACKARD**
DRAWN BY
MICRO-STAR INT'L CO., LTD
Title
CPU VCCGT

Size Custom Document Number
Rev X4
HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015 Sheet 48 of 65

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.



Vinafix.com

Latest modified date:
2014/12/25

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

**HEWLETT
PACKARD**
DRAWN BY MICRO-STAR INT'L CO., LTD

Title CPU VCCSA

Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)


Rev X4

Date: Friday, June 05, 2015

Sheet 49 of 65

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

SKYLAKE VCCIO POWER CKT



Latest modified date
2015/04/07

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY MICRO STAR INT'L CO., LTD.


Title

CFR VCCIO
Size Document Number
Custom HP 00141A; T00000000/MCLM2_T005

Custom HP SCH P/N: 793306-000(MSI MS-795)


Date: Friday, June 05, 2015

X






ATX Power Connector / Front Panel / LED/DSW

+5V_AUX Power Switch



BLEED-OFF CIRCUIT



Latest modified date:
2014/12/25

HP Restricted Secret

**HEWLETT
PACKARD**
DRAWN BY MICRO-STAR INT'L CO., LTD

Title ATX/F_Panel/EMI


Size Custom Document Number HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015

Rev X4

Trace Width 80mils.

EMI CAPS



Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2014/11/27

HP Restricted Secret

**HEWLETT
PACKARD**
DRAWN BY MICRO-STAR INT'L CO.,LTD

Title EMI cap

Size Document Number Rev
Custom HP SCH P/N: 793306-000(MSI MS-7957) X4

Date: Friday, June 05, 2015 Sheet 54 of 65

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

4 H_CFG[19..0] ← H_CFG[19..0]

+PCH_P1V0

Reserve debug port 5020

4 XDP_CPU_PREQ# ← XDP_CPU_PREQ#

4 XDP_CPU_PRDY# ← XDP_CPU_PRDY#

R728 NI 1K4 H CFG0 3 OBSFN_A0

R732 NI 1K4 H CFG1 9 OBSFN_A1

R733 NI 1K4 H CFG2 15 OBSDATA_A_1

R734 NI 1K4 H CFG3 17 OBSDATA_A_2

4 XDP_CPU_BPM_N0 ← XDP_CPU_BPM_N0 21 OBSFN_B0

4 XDP_CPU_BPM_N1 ← XDP_CPU_BPM_N1 23 OBSFN_B1

R738 NI 1K4 H CFG4 27 OBSDATA_B_0

R739 NI 1K4 H CFG5 29 OBSDATA_B_1

R740 NI 1K4 H CFG6 33 OBSDATA_B_2

R741 NI 1K4 H CFG7 35 OBSDATA_B_3

10,23 SMB_DATA_MAIN

10,23 SMB_CLK_MAIN

H_CFG17 51 SDA

H_CFG16 53 SCL

R745 NI 1K4 H CFG8 10 OBSFN_C0

R746 NI 1K4 H CFG9 12 OBSDATA_C_0

R748 NI 1K4 H CFG10 16 OBSDATA_C_1

R749 NI 1K4 H CFG11 18 OBSDATA_C_2

H_CFG19 22 OBSFN_D_0

H_CFG18 24 OBSFN_D_1

R753 NI 1K4 H CFG12 28 OBSDATA_D_0

R754 NI 1K4 H CFG13 30 OBSDATA_D_1

R756 NI 1K4 H CFG14 34 OBSDATA_D_2

R757 NI 1K4 H CFG15 36 OBSDATA_D_3

GND18_XDP_PRESENTB 61 XDP_CPU

62

VCCST_P1V0

14 CHIP_PWRGD >> R719 NI 1K4

14,24,33,44 RSMRST# >> R720 I 1K4

4,14 H_PWRGD >> R722 NI 1K4

14 PCH_SYSPWROK >> R723 NI OR0402

18,43,44 PCH_SPI_MOSI >> R726 I 1K4

XDP_HOOK0

R724 I OR0603 VCC_OBS_AB

R725 I OR0603 VCC_OBS_CD

43

JXDP1 PROTO

TCK1 55 PRIM_XDP_JTAG_TCK R729 NI OR0402

TCK0 57 CPU_TCK CPU_TCK 4

TDO 52 CPU_TDO CPU_TDO 4

TRSTn 54 CPU_TRST# CPU_TRST# 4

TDI 56 CPU_TDI CPU_TDI 4

TMS 58 CPU_TMS CPU_TMS 4

HOOK0 39 XDP_HOOK0

HOOK1 41 XDP_HOOK1

HOOK2 45 XDP_HOOK2

HOOK3 47 XDP_HOOK3

ITPCCLK/HOOK4 40 XDP_CLK_DP R736 I OR0402 CK_CPU_XDP_DP 16

ITPCCLK/HOOK5 42 XDP_CLK_DN R737 I OR0402 CK_CPU_XDP_DN 16

RESET/HOOK6 46 XDP_HOOK6

DBRB/HOOK7 48

1 XDP_PCUDEBUG3 R742 NI OR0402

C543 0.1u25X50402

13 GND

19 GND

25 GND

31 GND

37 GND

49 GND

51 GND

53 GND

55 GND

57 GND

59 GND

61 GND

63 GND

65 GND

67 GND

69 GND

71 GND

73 GND

75 GND

77 GND

79 GND

81 GND

83 GND

85 GND

87 GND

89 GND

91 GND

93 GND

95 GND

97 GND

99 GND

101 GND

103 GND

105 GND

107 GND

109 GND

111 GND

113 GND

115 GND

117 GND

119 GND

121 GND

123 GND

125 GND

127 GND

129 GND

131 GND

133 GND

135 GND

137 GND

139 GND

141 GND

143 GND

145 GND

147 GND

149 GND

151 GND

153 GND

155 GND

157 GND

159 GND

161 GND

163 GND

165 GND

167 GND

169 GND

171 GND

173 GND

175 GND

177 GND

179 GND

181 GND

183 GND

185 GND

187 GND

189 GND

191 GND

193 GND

195 GND

197 GND

199 GND

201 GND

203 GND

205 GND

207 GND

209 GND

211 GND

213 GND

215 GND

217 GND

219 GND

221 GND

223 GND

225 GND

227 GND

229 GND

231 GND

233 GND

235 GND

237 GND

239 GND

241 GND

243 GND

245 GND

247 GND

249 GND

251 GND

253 GND

255 GND

257 GND

259 GND

261 GND

263 GND

265 GND

267 GND

269 GND

271 GND

273 GND

275 GND

277 GND

279 GND

281 GND

283 GND

285 GND

287 GND

289 GND

291 GND

293 GND

295 GND

297 GND

299 GND

301 GND

303 GND

305 GND

307 GND

309 GND

311 GND

313 GND

315 GND

317 GND

319 GND

321 GND

323 GND

325 GND

327 GND

329 GND

331 GND

333 GND

335 GND

337 GND

339 GND

341 GND

343 GND

345 GND

347 GND

349 GND

351 GND

353 GND

355 GND

357 GND

359 GND

361 GND

363 GND

365 GND

367 GND

369 GND

371 GND

373 GND

375 GND

377 GND

379 GND

381 GND

383 GND

385 GND

387 GND

389 GND

391 GND

393 GND

395 GND

397 GND

399 GND

401 GND

403 GND

405 GND

407 GND

409 GND

411 GND

413 GND

415 GND

417 GND

419 GND

421 GND

423 GND

425 GND

427 GND

429 GND

431 GND

433 GND

435 GND

437 GND

439 GND

441 GND

443 GND

445 GND

447 GND

449 GND

451 GND

453 GND

455 GND

457 GND

459 GND

461 GND

463 GND



465 GND

467 GND



469 GND

471 GND


Manual Parts



E93-0000099-A21
AVL:E22-B009010-C22





Simulation



D06-0100101-P01

Optics Orientation Holes



Latest modified date:
2015/04/22

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret



**HEWLETT
PACKARD**

DRAWN BY MICRO-STAR INT'L CO., LTD

Title Manual & Option Parts


Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Rev X4


Date: Friday, June 05, 2015

Sheet 56 of 65






PWROK MAP



RESET MAP



Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
OWNED BY HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
AUTHORIZED BY HP.

DRAWN BY

MICRO-STAR INT'L CO., LTD.

Title


task/Reset

FW

OK/Reset

Size **Doc**
Custom **HR**

SCH P/N: 793306-000(MSI MS-7957)



Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **MICRO-STAR INT'L CO.,LTD**

Title **GPIO Table1**

Size **Custom** Document Number **HP SCH P/N: 793306-000(MSI MS-7957)**

Rev **X4**

Date: **Friday, June 05, 2015**

Sheet **60** of **65**

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **MICRO-STAR INT'L CO.,LTD**

Title

GPIO Table2

Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Rev
X4

Date: Friday, June 05, 2015

Sheet 61 of 65



Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **MICRO-STAR INT'L CO., LTD**

Title

GPIO Table3

Size Document Number
Custom HP SCH P/N: 793306-000(MSI MS-7957)

Rev
X4

Date: Friday, June 05, 2015

Sheet 62 of 65

Berlinetta/Maranello XI

2014/08/11

EMI team suggest :

PAGE 24/29: Add 0.1uF cap by EMI suggest.

Add C463, C464, C468.

PAGE 27: Reserve bridge resistor by EMI suggest.

Add R860, R861, R862, R863.

PAGE 19: Reserve 10pF cap by EMI suggest.

Add C474. (SI:1082697)

SIO vendor review :

PAGE 24: Modify R180 from I to NI by SIO vendor review.

Modify R180 from I to NI. (SI:1082699)

2014/08/12

PAGE 36: Update audio codec LIB and MSI PN to ALC221VB.
Modify U13 PN to B05-LC2212C-R09. (SI:1082700)

PAGE 44: Connect TPM_PIRQ# to GPP_G21 following CRB. (SI:1082701)

Follow PCA spec to rename part reference :

PAGE 25: Modify LPC DEBUG PORT from E52 to E17.
Modify LPC DEBUG PORT from E52 to E17

PAGE 25: Modify U57 to U31.

PAGE 27: Modify J64 to J63.

PAGE 24/29: Modify J65 to J69.

PAGE 47: Modify U17 to U7 and Modify U14 to U8.

PAGE 33: Rename CR5 to CR1, rename CR1 to CR5. (SI: 1082698)

Power team suggest:

PAGE 46: Modify R796 from 29.9K to 48.7K. Modify R516 from 113K to 210K.
Modify R542 from 200 ohm to 316 ohm. Modify R541 and C388 from I to NI.
Modify R793 from 2.1K to 3.65K. Modify R547 from 200 ohm to 287 ohm.
Modify C385 from 0.082uF to 0.068uF. Modify C374 from 0.47uF to 0.33uF.
Modify R794 from 3.83K to 3.48K. Modify R548 from 200 ohm to 100 ohm.
Modify C386 from I to NI. Modify C372 from 0.47uF to 0.22uF.
Modify RT4, RT5 from 470K to 100K. Modify R515, R545 from 3.83k to 10k.
Modify R514, R544 from 27.4k to 10k. Modify R519 from 73.2K to 71.5K.

PAGE 49: Modify CHOKE9 PN to L04-06A7111-L65. Add C616

PAGE 47: Add C472, C473, C504. Reserve C612, C505, C506, C606, C613.

PAGE 48: Add C614, C615.

PAGE 51: Delete L45, C488, C489, C490, C495, C496, C497, C498, C499,
Add CHOKE14, C622, C638. Modify EC39 to 820uF, modify C494 to 10uF and NI, modify R646 to 60.4K ohm.PAGE 45: Delete EC17, C456, C457, C452, C455
Add C639, C640, C641, R682. Modify EC13, EC14 to 270uF, modify EC18, EC19 to 820uF,
modify C352 to 10uF and NI, modify C346 to 10uF, modify EC15 to NI, modify R484 to 41.2k ohm.

PAGE 50: Modify C475 from NI to I. (SI:1082696)

2014/08/19

PAGE 50: Modify +VCCIO circuit by power team suggest.
Connect R632 to +5V and add R864. (SI:1082696)PAGE 43/44: Modify power well of TPM and SPI recovery header to SPI_POWER.
Connect Pin 6 of E16 to SPI_POWER and connect TPM power to SPI_POWER. (SI:1082702)PAGE 53: Reserve pull-down resistor on CHASSIS_ID0 and CHASSIS_ID1.
Add R865, R866. (SI:1072381)

2014/08/21

PAGE 8/14/25: Modify SYS_PWRGD, PCH_PWRGD sequence.
Add R869, R868 and modify R70, R264 from I to NI. (SI:1082703)

2014/08/22

PAGE 14/18/19: Following HP specific to modify GPIO and port map table.
Connect BOOT_BLK_REQ# to GPP_B15, connect LAN_CLK_REQ# to GPP_H4, connect BOOT_BLK_EN# to GPP_G6,
connect PASSWORD_EN to GPP_G9, connect FRONT_USB_P26_DET# to GPP_G12, connect INT_USB_P152_DET# to GPP_G15,
connect FRONT_AUD_DET# to GPP_G16, connect COMM_B_DET# to GPP_G17, connect TPM_PIRQ# to GPP_G21,
connect SIO_SMI# to GPP_C22, connect SIO_PME# to GPP_C23, connect HPGP_DBG_SERIAL_DET#1 to GPP_H9.
(SI:1073982)

2014/08/25

PAGE 50: Modify +VCCIO circuit by power team suggest.
Change VR IC from NCP3135 to ISL8016IRAJZ and modify the relative circuit. (SI:1082696)

2014/09/02

PAGE 10/11/12/13: reserve SPD address HIGH&LOW resistors for DIMM.
Add R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930. (SI:1075817)PAGE 1: PCA/PCB PN and SSID need to be updated into schematic .
Add PCA/PCB PN and SSID into schematic.(SI:1075810)

2014/09/04

PAGE 43: SKL Platforms - SPI0_IO3 Signal Implementation Requirement for ES or pre-ES1/ES1 Samples
Modify R438 from I to NI and add R763.(SI:1076956)

SIO schematic check feedback.

Page 22: Modify R190 pull-up power well to +3.3V

Page 23: Add a pull-up resistor R803 at PWRBTN# signal. (SI:1082699)

2014/09/18

Intel schematic check feedback.

Page 16: Modify Pin E1 of PCH pull-up power rail to P1V0_PCH_VCCF24_1P0.

Page 16: Modify VCCRTC circuit make sure VCCRTC does not exceed 3.2V.
Add R933, R934.Page 8: Unused VGTX/VccOPC/VccEOPIO pins suggested to reserved resistor to GND.
Reserve R623, R625,, R627, R816.Page 4: Modify serial resistor for PROC_AUDIO_SDO.
Modify R172 from 33 ohm to 20 ohm.Page 4: Modify serial resistor for SPI chip select.
Modify R608, R439 from 33 ohm to 0 ohm. (SI:1080996)Page 18/27: Modify Platform debug header from 2x6 to 2x10 following HP request.
Delete E17. Add R812,R813,R806,R814,R815,R809,R810,R807,R811,E25,E27,E28,JP27,JP28. (SI:1082704)

2014/09/24

Connect the CPU VTT rail and the SIO15 VTT rail are the same

Page 24: Connect +PCH_P1V0 to SIO15 VTT power rail.

Page 46: Modify H_PROCHOT# pull-up resistor pull up to +PCH_1PV0.
Modify R616 pull-up power rail to +PCH_1PV0. (SI:1082705)

2014/09/25

Page 43: SPI_MISO/ SPI_MOSI/ SPI_CLK/ SPI_WP#/ SPI_HOLD#
FOR BETTER SI, Need add 0 ohm connect to E16.
Add R608, R818, R819, R820, R821. (SI:1082706)2014/09/26
Page 4/14: Add a serial resistor at PROCHOT_N/H_PWRGD/PLTRST# signal according CRB 1.0.
Add R18, R936, R937. (SI:1082707)Page 14: Add a serial resistor at PCH_THERMTRIP# signal according Intel Design guide.
Add R935. (SI:1082708)PAGE 22/31/32: Following HP specific to modify GPIO and port map table.
Connect PCIE6 to J31 and connect PCIE7 to J32.
Connect PCIE_CLK0 to J31, connect PCIE_CLK5 to J41, connect PCIE_CLK6 to J32, connect PCIE_CLK8 to J42.
(SI:1073982)

2014/09/29

Power team suggest:

PAGE 51/54: Modify component package to 0603 size.
Modify R647, C501, C557,C407, C415, C505, C417.(SI:1082696)PAGE 43: Add pull-up resistor at PCH_SPI_MISO/PCH_SPI_MOSI for ES or pre-ES1/ES1 Samples
Add R823 and R822.(SI:1076956)

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

	HEWLETT PACKARD	HP RESTRICTED THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT HEWLETT-PACKARD INC. DOES NOT DISCLOSE TO ANY DUPLICATES OTHERS EXCEPT AS AUTHORIZED BY HP.
DRAWN BY	MICRO-STAR INT'L CO., LTD	
Title	History	
Size	Document Number	Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4
Date:	Friday, June 05, 2015	Sheet
	63	of
	65	

Berlinetta/Maranello XI

2014/10/7

PAGE 26: Modify Berlinettes board ID to 7 and Maranello board ID to 8.
Modify R256 from I to NI, modify R259 from NI to NI, modify R801 from NI to NI, modify R261 from I to NI, modify R775 from NI to NI, modify R263 from NI to I, modify R932 from I to NI.(SI:1084026)

PAGE 14/19/43: Add PCH strapping pin pull-up/pull-down resistor.
Add R86, R824, R88, R839, R827, R87, R825, R826, R840.(SI:1084027)

PAGE 20/19/55: Modify XDP debug port circuit according Intel CRB 1.0.
Modify R228,R174,R175,R750,R752,R755,R758,R726,R730,R720,R727,R817 from NI to I, modify R176,R733,R731,R719,R10 from I to NI.(SI:1084028)

2014/10/16

PAGE 43: Modify PCH_SPI_MOSI/PCH_SPI_MISO pull-up resistor to NI.
Modify R822, R823 from I to NI.(SI:1084027)

PAGE 43: Modify PCH_SPI_MOSI pull-up resistor to I.
Modify R823 from NI to I.(SI:1084027)

Berlinetta/Maranello X2

2014/10/24

PAGE 44: Connect TPM power pin to correct power rail.
Connect pin 22 of U40 from +3.3V to SPI_POWER, connect R704 from +3.3V to SPI_POWER (SI:1088438)

PAGE 46: Modify SVINCLK pull-up resistor value from 45.3k ohm to 45.3 ohm.
Modify R509 from 45.3k ohm to 45.3 ohm.(SI:1088410)

PAGE 4/46: Modify SPIV topology according Intel design guide.
Add R938, R939, R940, R941 (SI:105529)

2014/10/29

PAGE 36: Modify audio amplifier control circuit.
Reserve R942 and modify R370, Q31 from I to NI. (SI:1092577)

2014/10/29

PAGE 34/52/53: Marking EC45, EC47, EC50 and CHOKEL15 as CCL parts. (SI:10105535)

2014/11/18

Modify S1015 circuit according S1015 demo circuit.

PAGE 18/24: Pin 4 of US connect to pin BD17 and rename PCH_PMB# to P_PMB#. Modify R206 from I to NI.(SI:10105544)

PAGE 23/24: Connect chassis ID1 to pin15 of SIO.
move R216 to page 23 and add R943 pull up to +3.3V_AUX.(SI:1091273)

PAGE 23: Connect S1015 pin 94 to SML1_DATA and pull-up resistor R184 change from I to NI(chipset side have a pull-up resistor. (SI:10105563)

PAGE 23: Connect S1015 pin 95 to SML1_CLK and pull-up resistor R183 change from I to NI(chipset side have a pull-up resistor. (SI:10105563)

PAGE 24: Connect S1015 pin 59/61 only pull up to +3.3V.(SI:10105563)

PAGE 38: Keyboard power control change to pin 103 of S1015.
Change R410 connecting from 5V_USB_CTRL to KBD_PWR_CTRL. (SI:10105570)

Modify power circuit for improve power quality.

PAGE 46: Modify R511 from 100k ohm to 105k ohm. Modify C387 from 0.082uF to 0.22uF. Modify R537 from 1.2k ohm to 3.65k ohm.
Modify C637 from 1500pF to 820pF. Modify C635 from 1800pF to 1000pF. Modify C378 from 680pF to 1000pF.
Modify R548 from 137 ohm to 200 ohm. (SI:10102639)

PAGE 51: Modify R648 from 0 ohm to 1 ohm. modify E39 from NI to I. (SI:10102639)

PAGE 45: Modify R486 from 0 ohm to 1 ohm. modify R487 from 0 ohm to 1 ohm. (SI:10102639)

PAGE 50: Modify R640 from NI to I. modify R641 from I to NI. (SI:10102639)

2014/11/24

PAGE 25: Modify COM port header part reference from P54 to P52.(SI:1091757)

PAGE 18: Modify Platform debug port header part reference from E25 to E23. (SI:1091698)

PAGE 43: Change JP14 to longer jumper, modify jumper PN from N33-1020271-H06 to N33-1020481-H06. (SI:1091713)

PAGE 34/45: Modify EC4/EC15 PN from C93-10116A1-N07 to C93-10116D1-N07. (SI:10105579)

PAGE 39: Add another power well +5V_P52 for PS/2.
Add R950, R951, C701, U56. (SI:10105582)

PAGE 51: Modify C487 from 1000pF to 2200pF for improve power quality.(SI:10102639)

PAGE 23: Modify R192,R190,R526 from I to NI for ESPI support.(SI:101100905)

PAGE 23: Modify R195,R531 from NI to I for ESPI support.(SI:101100905)

PAGE 20: Modify R564 from NI to I and modify R536 from I to NI for ESPI support.(SI:101100905)

PAGE 18: Debug header clock connect to U4.BC17.
U4.AV19 connect to a test point U81. Reserve R958. Add R957. Modify R812 from I to NI.
Modify R813 from NI to I for ESPI support.(SI:101100905)

PAGE 18: Modify R814 from PROTO to NI and modify R815 from NI to PROTO for ESPI support.(SI:101100905)

PAGE 18: PSCI_ALERT1B add a pull-up R958 for ESPI support.(SI:101100905)

PAGE 18: Reserve R959 for ESPI support.(SI:101100905)

PAGE 18: Modify R124 from I to NI for ESPI support.(SI:101100905)

PAGE 14: Reserve R953,R954,R955 for ESPI support.(SI:101100905)

PAGE 19: Modify R165 from 4.7k to 1k and modify from NI to I, modify R839 from I to NI for ESPI support.(SI:101100905)

PAGE 24: Reserve R960,R961,R962 for ESPI support.(SI:101100905)

2014/11/27

PAGE 18: Modify R153 from NI to I for ESPI support.(SI:101100905)

PAGE 36: Modify R349 from I to NI, modify R565 from NI to I, modify R356/R357 from 51k ohm to 10k ohm, modify R360/R361 from 100k ohm to 20k ohm for no beep sound issue.(SI:101094868)

PAGE 26: Modify RT3, C104 from NI to I following SIO demo circuit.(SI:10105574)

PAGE 24: Move R239 to Q5.D pin, modify R234 from 47k ohm to 100k ohm, delete R236 to follow SIO demo circuit.(SI:10105578)

PAGE 9: Modify CPU mounting hole to meet PCA spec.
CPU footprint change to ZIF_SOCKL151_TEST.J957
and add mounting hole ground pin MH_VSS-1 to MH_VSS-32.(SI:101098277)

PAGE 14: Modify R53 from I to NI for ESPI support.(SI:101100905)

2014/12/04

PAGE 51: Modify +1POV_EN circuit for System can not power on from S5 Max Power Saving mode
Add Q96, R963, C702. (SI:101096836)

PAGE 45: Modify R484 from 80.6k ohm to 84.5k ohm for improve power quality.(SI:101102639)

PAGE 16: Modify 24MHz cristal circuit.
Modify C29, C31 from 27pF to 30pF.(SI:101092380)

2014/12/08

PAGE 50: Modify C489 from 10pF to 0 ohm for improve +VCCIO power quality.(SI:10102639)
PAGE 50: Modify R636, C479, R642 from I to NI for improve +VCCIO power quality.(SI:10102639)
PAGE 50: Add R964 and connect U85.P12 to +5V for improve +VCCIO power quality.(SI:10102639)

PAGE 17: Connect DP to VGA_HPD pin to DPDE_HPD3 for no VGA output issue.(SI:101099784)
PAGE 17: Connect EPD_HPD to GND through R114 for no VGA output issue.(SI:10109784)

2014/12/15

PAGE 50: Add R521 for improve +VCCIO power quality.(SI:1010102639)
PAGE 50: Modify CHOKEL16 from 0.5uH to 0.32uH +VCCIO power quality.(SI:10102639)
PAGE 51: Modify R516 from 113k ohm to 64.9k for improve +1POV_PCH power quality.(SI:10102639)
PAGE 51: Modify R517 from 113k ohm to 64.9k for improve +1POV_PCH power quality.(SI:10102639)
R326 connect to LPS_ONW. (SI:10105584)

PAGE 14/24: Modify LAN clock request circuit.
Modify R317 from I to NI, Modify R630 from I to NI. Reserve R965. (SI:10105585)

PAGE 28: Modify Q12 from NI to I and modify R273 from I to NI and modify C115 from I to NI. (SI:101092498)

PAGE 14: Use GPP_H2 for PCI_EXT_DET.
Add R966, R967 (SI:1097287)

2014/12/22

PAGE 18: Connect R813 to J1_BV_AUX for ESPI support.(SI:101100905)
PAGE 23/44: Connect PFI0 to PFI10 from S10105515 to 78_GF1022 .(SI:101102607)

PAGE 23: Modify VTPM_HDR_Power_Controll for slave mode.
Modify R660 from NI to I.
Add R968, R969, R970, C703, Q97, Q98. (SI:10105589)

2014/12/23

PAGE 43: Modify R823 from I to NI.9SI:10105596)
PAGE 38/39: Modify USB discharge control circuit.
Delete Q39, Q40, Q41, Q43, Q44.
Modify R431, R432, R433, R435, R436 from 680 ohm/0402 to 1k ohm/0603. (SI:10105598)

2014/12/25

PAGE 44: Connect R478 from SVIDMM to +5V_AUX. (SI:101105600)
Add one power rail VCUST_P1V0 for VCC_DDR leakage.
Page 51: Add Q99, Q100, R971, R972, R973, C705, C706. (SI:10105602)

PAGE 4: Connect R841, RT, R10, R11, R12, R13, R14 from +PCH_P1V0 to VCUST_P1V0. (SI:101105602)

PAGE 19: Connect R228, R174, R175 from +PCH_P1V0 to VCUST_P1V0. (SI:101105602)

PAGE 24: Connect R228, R174, R175 from +PCH_P1V0 to VCUST_P1V0. (SI:101105602)

PAGE 45: Connect R508, R509, S10105515 from +PCH_P1V0 to VCUST_P1V0. (SI:101105602)

PAGE 55: Connect R721, R760 from +PCH_P1V0 to VCUST_P1V0. (SI:101105602)

PAGE 14: Add R92, C704 and modify R868 from 0 ohm to 100 ohm for P08. (SI:10107787)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

PAGE 51: Add +VCCOT_0(SI:10107791)

PAGE 52: Add +3.3V_AUX_1(SI:10107791)

PAGE 53: Add +5V_MUX_1 and ATX_5VSB_1.(SI:10107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SI:10107794)

2015/01/06

PAGE 47: Add R91, D9R, I1(SI:10107791)

PAGE 48: Add +VCCOT_1(SI:10107791)

PAGE 49: Add +VCCSA_1(SI:10107791)

PAGE 50: Add +VCCOT_0(SI:10107791)

Berlinetta/Maranello X3

2015/04/01
 PAGE 46: Modify C368 from 680pF to 820pF, modify C387 from 0.22uF to 0.1uF, modify C378 from 100pF to 820pF for power quality.(SIO1139867)
 PAGE 51: Modify R647 from 0 ohm to 2.2 ohm, modify R648 from 1 ohm to 2.2 ohm, modify R649, C501 from NI to I for +PCH_P1V0 power quality.(SIO1139867)
 PAGE 45: Modify R485 from 0 ohm to 2.2 ohm, modify R487 from 1 ohm to 2.2 ohm, modify R862, C641 from NI to I for VCC_DDR power quality.(SIO1139867)
 Add USB type C to PCA.
 PAGE 32: Add P81, R545, R946.(SIO1117893)
 TPM leakage current and power down fixed circuit
 PAGE 44: Add Q109,Q110,R990,R991,R992,R993.(SIO1134627)

2015/04/02
 PAGE 47/48: Add C710, C713 and move C445,C449 to Vcore according MOW10.(SIO1137561)
 PAGE 14/46: Add R91,R92,Q111 and modify R868 from 10k ohm to 0 ohm for tCPU22 and tCPU28 sequence.(SIO1139888)

2015/04/10
 PAGE 52: Modify R669 from 147k ohm to 14.7k ohm and modify R671 from 115k ohm to 11.5k ohm for power quality.(SIO1139867)
 PAGE 26: Modify R251 from I to NI and modify R761 from NI to I for S12 Revision ID.(SIO1139871)
 PAGE 34: Add Q39 for LED on at S5 state while WOL is disable.(SIO1138523)

2015/04/14
 PAGE 36: Modify R369 size from 0402 to 0603 and modify C259,C263 from 0.01uF to 0.1uF by vendor suggestion.(SIO1141465)

2015/04/17
 Modify JP14 and JP49 to shorted type jumper.
 PAGE 43: Modify JP14 and JP49 MSI PN from N33-1020481-H06 to N33-1020271-H06.(SIO1143522)
 PAGE 43: Modify R438 from NI to I and modify R763 from I to NI for PCH QS sample.(SIO1076956)

2015/04/20
 Modify THERMRIP# control circuit.
 PAGE 14: Modify R59 from I to NI and move Q11 to Page 14 and modify to NI.(SIO1143755)
 PAGE 32: Modify P81 from PROTO to NI.(SIO1143756)
 Modify PCH PN to QS sample PN.
 PAGE 14 -21/86: Modify PCH PN to QS sample. OBI-7957002-IX6 for H170, OBI-7957003-IX6 for H110.(SIO1144254)

2015/04/22
 Remove PCH heatsink from BOM.
 Page 56:Modify U4_X1 from I to NI.(SIO1121944)

2015/04/24
 Modify TPM IC PN to FW6.10.
 PAGE 44: Modify U40 from OBC-7957001-IX4 to OBC-Q0006001-IX4.(SIO1150968)

Modify PCB PN for S12.
 PAGE 56: Modify PCB PN to PFO-0795700-G37.(SIO1150974)

2015/04/30
 Modify S1015 to A3 version.
 PAGE 23/24: Modify U5 from 0B02-0315H04-N62 to B02-0315H14-N62.(SIO1150981)

Modify VRM IC to 2.0 version.
 PAGE 46: Modify U46 from I32-958550C-I11 to I32-958551C-I11.(SIO1150985)

Modify J42 X4 slot to the other one with latch.
 PAGE 31: Modify U46 from NI1-0640311-L06 to IN11-0640371-L06.(SIO1142659)

2015/05/04
 Modify VRM circuit to improve VCCSA power.
 PAGE 46: Modify R795 from 1k ohm to 2k ohm, modify R787 to 49.9k ohm and I, modify C373 to 0 ohm and I, modify C142 to 2.3pF to 1.5pF, modify C143/C147/C150 from 4.7pF to 1.5pF, modify L15/L16/L17/L18/L19/L20 to 220hm Resd, modify J69 PN from N58-24F0171-P02 to N58-24F0241-W06.(SIO1140515/SIO1143873)

Remove unnecessary ESD protection Diode.
 PAGE 25/35: Modify D5/U66/U67/D12/D14 from I to NI.(SIO1151002)

Modify connector and slot PN to follow PCA plating define.
 PAGE 10/11/12/13/27/31: Modify J41 to NI1-1641481-L06, modify J42 to NI1-0640371-L06, modify P188 to NI1-0360231-L06, modify XMM1/XMM3 to NI3-2401581-P02, modify XMM2/XMM4 to NI3-2401571-P02, modify JV42 to NI1-0360501-L06.(SIO1151036)

Modify 470uF cap to MSI common material.
 Page 38/39/52/53: Modify EC8/EC9/EC47/EC50 from C93-4711031-N07 to C93-4711041-N07.(SIO1151096)

Modify front USB3.0 header PN.
 Page 42: Modify P26 from N32-2101181-H06 to N32-2101211-H06.(SIO1151118)

Berlinetta/Maranello X4

2015/05/29
 Modify PROCHOT# topology.
 PAGE 4: Modify R11 from 75 ohm to 1k ohm, modify R18 from 100 ohm to 499 ohm.(SIO1141156)
 Modify LAN_DISABLE8 pull-up resistor to NI.
 PAGE 14: Modify R507 from I to NI.(SIO1167214)
 SIO15 COMP_IN3 control update
 PAGE 24: Add R894,Q112.(SIO1163512)
 Reserve 2 cap at VCCSA power plane.
 PAGE 49: Add C714,C715.(SIO1170291)

2015/06/04
 Modify circuit according Intel SR_Rev16.
 PAGE 20: Add L9,C778,C779.(SIO1170296)
 Modify EC11 to 5000 hr cap.
 PAGE 44: Modify EC11 PN from C93-10116D1-N07 to C94-1011621-N07.(SIO1170297)
 Modify PM IC to version 2.1.
 PAGE 46: Modify U44 PN from I32-958551C-I11 to I32-958552C-I11.(SIO1159108)
 Add buffer at ESPI RESET signal..
 PAGE 18/23: Add C780,C781,U968173,R782.(SIO1170298)
 PAGE 46: Modify C368 from 820 pf to 1500 pf for Vcore power quality.(SIO1170300)

Berlinetta/Maranello X4

2015/06/07
 Fix EMI issue.
 PAGE 30: Modify C154/C155/C156/C157 to 10pF and I, modify C142/C146/C149 from 2.3pF to 1.5pF, modify C143/C147/C150 from 4.7pF to 1.5pF, modify L15/L16/L17/L18/L19/L20 to 220hm Resd, modify J69 PN from N58-24F0171-P02 to N58-24F0241-W06.(SIO1140515/SIO1143873)

HP RESTRICTED

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

hp HEWLETT PACKARD	
THE DOCUMENT CONTAINS CONFIDENTIAL INFORMATION	
DO NOT REPRODUCE OR DISTRIBUTE THIS DOCUMENT UNLESS APPROVED BY HP.	
DRAWN BY	MICRO-STAR INT'L CO., LTD.
Rev	X4
Size	Document Number
Custom	HP SCH PN: 793306-000(MSI MS-7957)
Date	Friday, June 05, 2015
Sheet	65 of 65