

Title	Page
Cover Sheet	1
Block Diagram	2
Clock Distribution	3
CPU-CLK/MISC/XDP	4
CPU-DMI/PEG/DDI	5
CPU-Memory-Channel A	6
CPU-Memory-Channel B	7
CPU-POWER	8
CPU-GND	9
DDR III XMM 4	10
DDR III XMM 3	11
DDR III XMM 2	12
DDR III XMM 1	13
PCH-PME	14
PCH-DMI/PCIE/USB	15
PCH-CLK	16
PCH-DDI/SATA	17
PCH-LPC/SPI	18
PCH-SMB/AUDIO	19
PCH-Power	20
PCH-GND	21
PCIE x16 Slot	22
SIO15 Nuvoton NPCD315H-1	23
SIO15 Nuvoton NPCD315H-2	24
KB / MS / COM	25
SIO- PULL UP/DOWN/PS_ON	26
DDI Port Slot	27
DISPLAY CONN	28
DP to VGA- ITE IT6515	29
VGA CONN	30
PCIE x16 Slot /w X4 Signal	31
PCIE x1 Slots	32
SATA/LED	33
Gigabit LAN RTL8111HSH-CG	34
LAN Connector	35
Azalia Codec-ALC 221 VB3	36
AUDIO CONNECTOR	37
Rear USB POWER	38
Front USB POWER	39
USB2.0	40
Rear USB3.0	41
Front USB3.0	42
Header/ SPI	43
FAN /TPM	44
DDR Power	45
IMVP8-ISL95855	46
CPU VCORE/VCCGT/VCCSA/VCCIO	47,48,49,50
PCH Core Power	51
-12V/+3.3V_AUX/+1.8V_AUX	52
ATX/F_Panel/EMI	53
EMI cap	54
CPU/PCH XDP	55
Manual & Option Parts	56
PON	57
Pwrok/Reset	58
Power Map	59
GPIO Table	60,61,62
History	63

Cars - Berlinetta X4

Cars - Maranello X4

Cars - Barchetta X3

uATX(244 mm X 244 mm)

CPU: Intel Skylake Processor

System Chipset:
Intel Skylake PCH-H

OnBoard Chipset:
AZALIA Codec: Realtek ALC 221 VB3
LAN: Realtek RTL8111HSH-CG 10/100/1000 NIC
SIO: Nuvoton NPCD315H
DP to VGA: ITE IT6515
Flash ROM: 128 Mb

Main Memory:
DDRIII (1600MHz) * 4 (Dual Channel)

Expansion Slots:
PCI Express (X16) Slot * 1
PCI Express (X1) Slot * 2
PCI Express (X16) Slot /w X4 Signal * 1
DDI Port Slot *1

PWM:
Controller: ISL95855
Controller:TPS51216RUKR

Other:
SATA *3
USB3.0 *7 (Rear*4 Front*2 Internal*1)
USB2.0 *2 (Rear*2)
DP PORT*1
VGA PORT *1
COM PORT *1
COM Header *1

Marking	Description
I	Install
NI	Not Install
MP	Production Part ONLY
PROTO	Not For Production Part
CRITICAL	Critical Components

BOM DISTRIBUTION RULE

Berlinetta,Maranello,Barchetta


(BOM,BOM,BOM)

BOARD REV	Development Phase	
0	DB-1	
1	DB-2	
2	DB-3	
3	SI-1	
4	SI-2	
5	SI-3	
6	PV-1	
7	PV-2	

Project	
Berlinetta	
Maranello	V
Barchetta	

Latest modified date:
2015/06/05

HP Restricted Secret



HEWLETT
PACKARD

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION.
THIS IS HEWLETT-PACKARD PROPERTY. IT IS NOT TO BE REPRODUCED OR
DISSEMINATED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN
AUTHORIZATION OF HP.

DRAWN BY
Title
MICRO-STAR INT'L CO.,LTD

Cover Sheet

Size
Custom

Document Number
HP SCH PIN: 793306-000(MSI MS-7957)

Rev
X4


Date
Friday, June 05, 2015

Sheet
1

of
65

PCA P/N, BERLINETTA/MARANELLO/BARCHETTA	793305-001/793305-002/793302-001
SCH P/N, BERLINETTA/MARANELLO/BARCHETTA	793306-000/793306-000/793303-000
PCB P/N, BERLINETTA/MARANELLO/BARCHETTA	793307-001/793307-001/793304-001
SSID, BERLINETTA/MARANELLO/BARCHETTA	805F/8061/8060
Board ID, BERLINETTA/MARANELLO/BARCHETTA	7/8/9

	Berlinetta	Maranello	Barchetta
PCH	H170	H110	H110




Latest modified date:
2014/11/27

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) . DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		Block Diagram	
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	2 of 65


Vinafix.com




Latest modified date:
2014/11/27

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>			
DRAWN BY		MICRO-STAR INT'L CO.,LTD					
Title		Clock Distribution					
Size	Document Number				Rev		
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4		
Date:	Friday, June 05, 2015	Sheet	3	of	65		



Latest modified date:
2014/11/27

HP Restricted Secret

HEWLETT PACKARD		Project	
		Berlinetta	V
HEWLETT PACKARD		Maranello	
		Barchetta	
HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>			
DRAWN BY: MICRO-STAR INT'L CO.,LTD			
Title: CPU-DMI/PEG/DDI			
Size: Custom	Document Number: HP SCH P/N: 793306-000(MSI MS-7957)		Rev: X4
Date: Friday, June 05, 2015			
Sheet: 5		of: 65	

10,11 MEM_MA_DATA[63..0] <<

XU1B
CRITICAL

SKYLAKE-S

MEM_MA_DATA63 AK1
MEM_MA_DATA62 AH3
MEM_MA_DATA61 AK2
MEM_MA_DATA60 AH4
MEM_MA_DATA59 AH2
MEM_MA_DATA58 AK4
MEM_MA_DATA57 AH1
MEM_MA_DATA56 AK3
MEM_MA_DATA55 AM1
MEM_MA_DATA54 AP1
MEM_MA_DATA53 AM2
MEM_MA_DATA52 AP4
MEM_MA_DATA51 AM3
MEM_MA_DATA50 AP3
MEM_MA_DATA49 AM4
MEM_MA_DATA48 AP2
MEM_MA_DATA47 AT3
MEM_MA_DATA46 AT4
MEM_MA_DATA45 AW4
MEM_MA_DATA44 AV3
MEM_MA_DATA43 AT2
MEM_MA_DATA42 AT1
MEM_MA_DATA41 AV4
MEM_MA_DATA40 AY4
MEM_MA_DATA39 AY6
MEM_MA_DATA38 AW6
MEM_MA_DATA37 AV8
MEM_MA_DATA36 AU8
MEM_MA_DATA35 AU6
MEM_MA_DATA34 AV6
MEM_MA_DATA33 AW8
MEM_MA_DATA32 AY8
MEM_MA_DATA31 AU35
MEM_MA_DATA30 AT35
MEM_MA_DATA29 AV37
MEM_MA_DATA28 AU37
MEM_MA_DATA27 AV35
MEM_MA_DATA26 AU35
MEM_MA_DATA25 AU38
MEM_MA_DATA24 AW37
MEM_MA_DATA23 AR40
MEM_MA_DATA22 AR39
MEM_MA_DATA21 AN37
MEM_MA_DATA20 AN39
MEM_MA_DATA19 AR37
MEM_MA_DATA18 AR38
MEM_MA_DATA17 AN40
MEM_MA_DATA16 AN38
MEM_MA_DATA15 AL40
MEM_MA_DATA14 AL39
MEM_MA_DATA13 AJ38
MEM_MA_DATA12 AJ40
MEM_MA_DATA11 AL37
MEM_MA_DATA10 AL38
MEM_MA_DATA9 AJ37
MEM_MA_DATA8 AJ38
MEM_MA_DATA7 AG40
MEM_MA_DATA6 AG38
MEM_MA_DATA5 AE40
MEM_MA_DATA4 AE39
MEM_MA_DATA3 AG37
MEM_MA_DATA2 AG38
MEM_MA_DATA1 AE37
MEM_MA_DATA0 AE38

DDR0_DQ[63] / DDR1_DQ[47]
DDR0_DQ[62] / DDR1_DQ[46]
DDR0_DQ[61] / DDR1_DQ[45]
DDR0_DQ[60] / DDR1_DQ[44]
DDR0_DQ[59] / DDR1_DQ[43]
DDR0_DQ[58] / DDR1_DQ[42]
DDR0_DQ[57] / DDR1_DQ[41]
DDR0_DQ[56] / DDR1_DQ[40]
DDR0_DQ[55] / DDR1_DQ[39]
DDR0_DQ[54] / DDR1_DQ[38]
DDR0_DQ[53] / DDR1_DQ[37]
DDR0_DQ[52] / DDR1_DQ[36]
DDR0_DQ[51] / DDR1_DQ[35]
DDR0_DQ[50] / DDR1_DQ[34]
DDR0_DQ[49] / DDR1_DQ[33]
DDR0_DQ[48] / DDR1_DQ[32]
DDR0_DQ[47] / DDR1_DQ[31]
DDR0_DQ[46] / DDR1_DQ[30]
DDR0_DQ[45] / DDR1_DQ[29]
DDR0_DQ[44] / DDR1_DQ[28]
DDR0_DQ[43] / DDR1_DQ[27]
DDR0_DQ[42] / DDR1_DQ[26]
DDR0_DQ[41] / DDR1_DQ[25]
DDR0_DQ[40] / DDR1_DQ[24]
DDR0_DQ[39] / DDR1_DQ[23]
DDR0_DQ[38] / DDR1_DQ[22]
DDR0_DQ[37] / DDR1_DQ[21]
DDR0_DQ[36] / DDR1_DQ[20]
DDR0_DQ[35] / DDR1_DQ[19]
DDR0_DQ[34] / DDR1_DQ[18]
DDR0_DQ[33] / DDR1_DQ[17]
DDR0_DQ[32] / DDR1_DQ[16]
DDR0_DQ[31] / DDR1_DQ[15]
DDR0_DQ[30] / DDR1_DQ[14]
DDR0_DQ[29] / DDR1_DQ[13]
DDR0_DQ[28] / DDR1_DQ[12]
DDR0_DQ[27] / DDR1_DQ[11]
DDR0_DQ[26] / DDR1_DQ[10]
DDR0_DQ[25] / DDR1_DQ[9]
DDR0_DQ[24] / DDR1_DQ[8]
DDR0_DQ[23] / DDR1_DQ[7]
DDR0_DQ[22] / DDR1_DQ[6]
DDR0_DQ[21] / DDR1_DQ[5]
DDR0_DQ[20] / DDR1_DQ[4]
DDR0_DQ[19] / DDR1_DQ[3]
DDR0_DQ[18] / DDR1_DQ[2]
DDR0_DQ[17] / DDR1_DQ[1]
DDR0_DQ[16] / DDR1_DQ[0]

DDR0_DQSP[7] / DDR1_DQSP[5]
DDR0_DQSP[6] / DDR1_DQSP[4]
DDR0_DQSP[5] / DDR1_DQSP[3]
DDR0_DQSP[4] / DDR1_DQSP[2]
DDR0_DQSP[3] / DDR1_DQSP[1]
DDR0_DQSP[2] / DDR1_DQSP[0]

DDR0_DQSN[7] / DDR1_DQSN[5]
DDR0_DQSN[6] / DDR1_DQSN[4]
DDR0_DQSN[5] / DDR1_DQSN[3]
DDR0_DQSN[4] / DDR1_DQSN[2]
DDR0_DQSN[3] / DDR1_DQSN[1]
DDR0_DQSN[2] / DDR1_DQSN[0]

DDR0_MA[15] / DDR0_CAA[8] / DDR0_ACT#
DDR0_MA[14] / DDR0_CAA[9] / DDR0_BG[1]
DDR0_MA[13] / DDR0_CAB[0] / DDR0_MA[13]
DDR0_MA[12] / DDR0_CAA[6] / DDR0_MA[12]
DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11]
DDR0_MA[10] / DDR0_CAB[7] / DDR0_MA[10]
DDR0_MA[9] / DDR0_CAA[1] / DDR0_MA[9]
DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8]
DDR0_MA[7] / DDR0_CAA[4] / DDR0_MA[7]
DDR0_MA[6] / DDR0_CAA[2] / DDR0_MA[6]
DDR0_MA[5] / DDR0_CAA[0] / DDR0_MA[5]
DDR0_MA[4]
DDR0_MA[3] / DDR0_CAB[5] / DDR0_MA[3]
DDR0_MA[2] / DDR0_CAB[8] / DDR0_MA[2]
DDR0_MA[1] / DDR0_CAB[9] / DDR0_MA[1]
DDR0_MA[0] / DDR0_CAB[9] / DDR0_MA[0]

DDR0_CKE[3]
DDR0_CKE[2]
DDR0_CKE[1]
DDR0_CKE[0]

DDR0_ODT[3]
DDR0_ODT[2]
DDR0_ODT[1]
DDR0_ODT[0]

DDR0_CS_N[3]
DDR0_CS_N[2]
DDR0_CS_N[1]
DDR0_CS_N[0]

DDR0_ALERT_N
DDR0_CAS# / DDR0_CAB[1] / DDR0_MA[15]
DDR0_RAS# / DDR0_CAB[3] / DDR0_MA[16]
DDR0_WE# / DDR0_CAB[2] / DDR0_MA[14]
DDR0_PAR

DDR1_VREF_DO
DDR0_VREF_DO
DDR_VREF_CA
DDR_VTT_CNTL

AV32 MEM_MA DQS H7
AU2 MEM_MA DQS H6
AN2 MEM_MA DQS H5
AU2 MEM_MA DQS H4
AV7 MEM_MA DQS H3
AV36 MEM_MA DQS H2
AP38 MEM_MA DQS H1
AK38 MEM_MA DQS H0

AU32 MEM_MA DQS L7
AJ3 MEM_MA DQS L6
AN3 MEM_MA DQS L5
AU3 MEM_MA DQS L4
AU36 MEM_MA DQS L3
AP39 MEM_MA DQS L2
AK39 MEM_MA DQS L1
AF39 MEM_MA DQS L0

Note: Pin function corresponding to
different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4

AU24 MEM_MA ADD15
AV23 MEM_MA ADD14
AV12 MEM_MA ADD13
AY22 MEM_MA ADD12
AU22 MEM_MA ADD11
AY14 MEM_MA ADD10
AT22 MEM_MA ADD9
AT20 MEM_MA ADD8
AU21 MEM_MA ADD7
AU20 MEM_MA ADD6
AT19 MEM_MA ADD5
AT19 MEM_MA ADD4
AV19 MEM_MA ADD3
AU17 MEM_MA ADD2
AU18 MEM_MA ADD1
AW15 MEM_MA ADD0

AV25 MEM_MA CKE3
AV24 MEM_MA CKE2
AY24 MEM_MA CKE1
AY24 MEM_MA CKE0

AY10 MEM_MA ODT3
AU12 MEM_MA ODT2
AU14 MEM_MA ODT1
AW11 MEM_MA ODT0

AV10 MEM_MA CS_L3
AV13 MEM_MA CS_L2
AU11 MEM_MA CS_L1
AW12 MEM_MA CS_L0

Note: Pin function corresponding to
different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4

AT23
AY11
AW13
AV14
AY15

AC39
AC40
AB40
AC36

11 MEM_MA_CLK_H<<
11 MEM_MA_CLK_H<<
10 MEM_MA_CLK_H<<
10 MEM_MA_CLK_H<<
11 MEM_MA_CLK_L<<
11 MEM_MA_CLK_L<<
10 MEM_MA_CLK_L<<
10 MEM_MA_CLK_L<<

MEM_MA_CLK_H3 AT16
MEM_MA_CLK_H2 AW16
MEM_MA_CLK_H1 AW17
MEM_MA_CLK_H0 AW18
MEM_MA_CLK_L3 AU16
MEM_MA_CLK_L2 AU17
MEM_MA_CLK_L1 AY17
MEM_MA_CLK_L0 AV18

10,11 MEM_MA_BANK2<<
10,11 MEM_MA_BANK1<<
10,11 MEM_MA_BANK0<<

MEM_MA_BANK2 AW23
MEM_MA_BANK1 AV15
MEM_MA_BANK0 AY13


SKYLAKE-S

Note: Pin function corresponding to
different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4

Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2014/11/27

HP Restricted Secret

 HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		CPU-Memory-Channel A	
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	6 of 65

12,13 MEM_MB_DATA[63..0] <--

13 MEM_MB_CLK_H3<
12 MEM_MB_CLK_H2<
12 MEM_MB_CLK_H1<
12 MEM_MB_CLK_H0<
13 MEM_MB_CLK_L3<
13 MEM_MB_CLK_L2<
12 MEM_MB_CLK_L1<
12 MEM_MB_CLK_L0<

12,13 MEM_MB_BANK2<
12,13 MEM_MB_BANK1<
12,13 MEM_MB_BANK0<

MEM_MB_DATA63 AF6
MEM_MB_DATA62 AE7
MEM_MB_DATA61 AH6
MEM_MB_DATA60 AH7
MEM_MB_DATA59 AF7
MEM_MB_DATA58 AE6
MEM_MB_DATA57 AJ7
MEM_MB_DATA56 AJ6
MEM_MB_DATA55 AL6
MEM_MB_DATA54 AM6
MEM_MB_DATA53 AL9
MEM_MB_DATA52 AM9
MEM_MB_DATA51 AL7
MEM_MB_DATA50 AM7
MEM_MB_DATA49 AL10
MEM_MB_DATA48 AM10
MEM_MB_DATA47 AP6
MEM_MB_DATA46 AR6
MEM_MB_DATA45 AP9
MEM_MB_DATA44 AR9
MEM_MB_DATA43 AP7
MEM_MB_DATA42 AR7
MEM_MB_DATA41 AR10
MEM_MB_DATA40 AP10
MEM_MB_DATA39 AL12
MEM_MB_DATA38 AM12
MEM_MB_DATA37 AP13
MEM_MB_DATA36 AR13
MEM_MB_DATA35 AL13
MEM_MB_DATA34 AM13
MEM_MB_DATA33 AP12
MEM_MB_DATA32 AR12
MEM_MB_DATA31 AP28
MEM_MB_DATA30 AR28
MEM_MB_DATA29 AL28
MEM_MB_DATA28 AM28
MEM_MB_DATA27 AR29
MEM_MB_DATA26 AP29
MEM_MB_DATA25 AM29
MEM_MB_DATA24 AL29
MEM_MB_DATA23 AP31
MEM_MB_DATA22 AN31
MEM_MB_DATA21 AP34
MEM_MB_DATA20 AN34
MEM_MB_DATA19 AP32
MEM_MB_DATA18 AN32
MEM_MB_DATA17 AN35
MEM_MB_DATA16 AP35
MEM_MB_DATA15 AL31
MEM_MB_DATA14 AK31
MEM_MB_DATA13 AL34
MEM_MB_DATA12 AK34
MEM_MB_DATA11 AL32
MEM_MB_DATA10 AK32
MEM_MB_DATA9 AL35
MEM_MB_DATA8 AK35
MEM_MB_DATA7 AH34
MEM_MB_DATA6 AG34
MEM_MB_DATA5 AE34
MEM_MB_DATA4 AE35
MEM_MB_DATA3 AH35
MEM_MB_DATA2 AG35
MEM_MB_DATA1 AD35
MEM_MB_DATA0 AD34

AL26
AL25
AP25
AP26
AM25
AM26
AR26
AR25

XU1C
CRITICAL
SKYLAKE-S
DDR1_DQ[63]
DDR1_DQ[62]
DDR1_DQ[61]
DDR1_DQ[60]
DDR1_DQ[59]
DDR1_DQ[58]
DDR1_DQ[57]
DDR1_DQ[56]
DDR1_DQ[55]
DDR1_DQ[54]
DDR1_DQ[53]
DDR1_DQ[52]
DDR1_DQ[51]
DDR1_DQ[50]
DDR1_DQ[49]
DDR1_DQ[48]
DDR1_DQ[47]/DDR1_DQ[31]
DDR1_DQ[46]/DDR1_DQ[30]
DDR1_DQ[45]/DDR1_DQ[29]
DDR1_DQ[44]/DDR1_DQ[28]
DDR1_DQ[43]/DDR1_DQ[27]
DDR1_DQ[42]/DDR1_DQ[26]
DDR1_DQ[41]/DDR1_DQ[25]
DDR1_DQ[40]/DDR1_DQ[24]
DDR1_DQ[39]/DDR1_DQ[23]
DDR1_DQ[38]/DDR1_DQ[22]
DDR1_DQ[37]/DDR1_DQ[21]
DDR1_DQ[36]/DDR1_DQ[20]
DDR1_DQ[35]/DDR1_DQ[19]
DDR1_DQ[34]/DDR1_DQ[18]
DDR1_DQ[33]/DDR1_DQ[17]
DDR1_DQ[32]/DDR1_DQ[16]
DDR1_DQ[31]/DDR1_DQ[15]
DDR1_DQ[29]/DDR0_DQ[61]
DDR1_DQ[28]/DDR0_DQ[60]
DDR1_DQ[27]/DDR0_DQ[59]
DDR1_DQ[26]/DDR0_DQ[58]
DDR1_DQ[25]/DDR0_DQ[57]
DDR1_DQ[24]/DDR0_DQ[56]
DDR1_DQ[23]/DDR0_DQ[55]
DDR1_DQ[22]/DDR0_DQ[54]
DDR1_DQ[21]/DDR0_DQ[53]
DDR1_DQ[20]/DDR0_DQ[52]
DDR1_DQ[19]/DDR0_DQ[51]
DDR1_DQ[18]/DDR0_DQ[50]
DDR1_DQ[17]/DDR0_DQ[49]
DDR1_DQ[16]/DDR0_DQ[48]
DDR1_DQ[15]/DDR0_DQ[31]
DDR1_DQ[14]/DDR0_DQ[30]
DDR1_DQ[13]/DDR0_DQ[29]
DDR1_DQ[12]/DDR0_DQ[28]
DDR1_DQ[11]/DDR0_DQ[27]
DDR1_DQ[10]/DDR0_DQ[26]
DDR1_DQ[9]/DDR0_DQ[25]
DDR1_DQ[8]/DDR0_DQ[24]
DDR1_DQ[7]/DDR0_DQ[23]
DDR1_DQ[6]/DDR0_DQ[22]
DDR1_DQ[5]/DDR0_DQ[21]
DDR1_DQ[4]/DDR0_DQ[20]
DDR1_DQ[3]/DDR0_DQ[19]
DDR1_DQ[2]/DDR0_DQ[18]
DDR1_DQ[1]/DDR0_DQ[17]
DDR1_DQ[0]/DDR0_DQ[16]

DDR1_ECC[7]
DDR1_ECC[6]
DDR1_ECC[5]
DDR1_ECC[4]
DDR1_ECC[3]
DDR1_ECC[2]
DDR1_ECC[1]
DDR1_ECC[0]

SKYLAKE-S

SKYLAKE-S

DDR1_DQSP[8]
DDR1_DQSP[7]
DDR1_DQSP[6]
DDR1_DQSP[5]
DDR1_DQSP[4]/DDR1_DQSP[2]
DDR1_DQSP[3]/DDR0_DQSP[7]
DDR1_DQSP[2]/DDR0_DQSP[6]
DDR1_DQSP[1]/DDR0_DQSP[3]
DDR1_DQSP[0]/DDR0_DQSP[2]
DDR1_DQSN[8]
DDR1_DQSN[7]
DDR1_DQSN[6]
DDR1_DQSN[5]/DDR1_DQSN[3]
DDR1_DQSN[4]/DDR1_DQSN[2]
DDR1_DQSN[3]/DDR0_DQSN[7]
DDR1_DQSN[2]/DDR0_DQSN[6]
DDR1_DQSN[1]/DDR0_DQSN[3]
DDR1_DQSN[0]/DDR0_DQSN[2]

DDR1_MA[15]/DDR1_CAA[8]/DDR1_ACT#
DDR1_MA[14]/DDR1_CAA[9]/DDR1_BG[1]
DDR1_MA[13]/DDR1_CAB[0]/DDR1_MA[13]
DDR1_MA[12]/DDR1_CAA[6]/DDR1_MA[12]
DDR1_MA[11]/DDR1_CAA[7]/DDR1_MA[11]
DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[10]
DDR1_MA[9]/DDR1_CAA[1]/DDR1_MA[9]
DDR1_MA[8]/DDR1_CAA[3]/DDR1_MA[8]
DDR1_MA[7]/DDR1_CAA[4]/DDR1_MA[7]
DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[6]
DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[5]
DDR1_MA[4]
DDR1_MA[3]
DDR1_MA[2]/DDR1_CAB[5]/DDR1_MA[2]
DDR1_MA[1]/DDR1_CAB[8]/DDR1_MA[1]
DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[0]

DDR1_CKE[3]
DDR1_CKE[2]
DDR1_CKE[1]
DDR1_CKE[0]

DDR1_ODT[3]
DDR1_ODT[2]
DDR1_ODT[1]
DDR1_ODT[0]

DDR1_CS_N[3]
DDR1_CS_N[2]
DDR1_CS_N[1]
DDR1_CS_N[0]

DDR1_ALERT_N
DDR1_CAS#/DDR1_CAB[1]/DDR1_MA[15]
DDR1_RAS#/DDR1_CAB[3]/DDR1_MA[16]
DDR1_WE#/DDR1_CAB[2]/DDR1_MA[14]
DDR1_PAR

AY25
AP16
AN18
AL17
AL20

AN25
AG7
AL8
AP8
AN12
AN28
AP33
AL33
AF35
MEM_MB_DQS_H7
MEM_MB_DQS_H6
MEM_MB_DQS_H5
MEM_MB_DQS_H4
MEM_MB_DQS_H3
MEM_MB_DQS_H2
MEM_MB_DQS_H1
MEM_MB_DQS_H0
MEM_MB_DQS_L7
MEM_MB_DQS_L6
MEM_MB_DQS_L5
MEM_MB_DQS_L4
MEM_MB_DQS_L3
MEM_MB_DQS_L2
MEM_MB_DQS_L1
MEM_MB_DQS_L0

AU28
AY28
AR15
AY27
AP18
AW27
AU26
AY26
AW26
AU23
AP23
AM23
AM22
AL22
AL19
MEM_MB_ADD[14..13]
MEM_MB_ADD[13..0]
MEM_MB_ADD14
MEM_MB_ADD13
MEM_MB_ADD12
MEM_MB_ADD11
MEM_MB_ADD10
MEM_MB_ADD9
MEM_MB_ADD8
MEM_MB_ADD7
MEM_MB_ADD6
MEM_MB_ADD5
MEM_MB_ADD4
MEM_MB_ADD3
MEM_MB_ADD2
MEM_MB_ADD1
MEM_MB_ADD0

AU29
AW29
AV29
AY29
MEM_MB_CKE3
MEM_MB_CKE2
MEM_MB_CKE1
MEM_MB_CKE0
MEM_MB_CKE3_13
MEM_MB_CKE2_13
MEM_MB_CKE1_12
MEM_MB_CKE0_12

AL15
AP15
AL16
AM16
MEM_MB_ODT3
MEM_MB_ODT2
MEM_MB_ODT1
MEM_MB_ODT0
MEM_MB_ODT3_13
MEM_MB_ODT2_13
MEM_MB_ODT1_12
MEM_MB_ODT0_12


AM15
AN17
AN15
AP17
MEM_MB_CS_L3
MEM_MB_CS_L2
MEM_MB_CS_L1
MEM_MB_CS_L0
MEM_MB_CS_L3_13
MEM_MB_CS_L2_13
MEM_MB_CS_L1_12
MEM_MB_CS_L0_12

MEM_MB_CAS_L_12,13
MEM_MB_RAS_L_12,13
MEM_MB_WE_L_12,13


Note: Pin function corresponding to different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4




Latest modified date:
2014/11/27

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD					
Title CPU-Memory-Channel B					
Size	Document Number				Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4
Date:	Friday, June 05, 2015		Sheet	7	of 65

Note: Pin function corresponding to different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4






Project	
Berlinetta	V
Maranello	V
Barchetta	V




Latest modified date:
2014/11/27

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>			
DRAWN BY		MICRO-STAR INT'L CO.,LTD					
Title		CPU-GND					
Size	Document Number				Rev		
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4		
Date:	Friday, June 05, 2015	Sheet	9	of	65		

DDRIII DIMM_A1


WHITE COLOR
N13-2401611-F02



Project	
Berlinetta	
Maranello	V
Barchetta	V


Latest modified date:
2014/11/27

HP Restricted Secret


	HEWLETT PACKARD		HP RESTRICTED	
	THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) AND DOES NOT BELONG TO OR DUPLICATE OTHER PROPERTY OR IS AUTHORIZED BY HP.			
DRAWN BY MICRO-STAR INT'L CO., LTD				
Title DDR III XMM4				
Size Custom	Document Number HP SCH PN: 793306-000(MSI MS-7957)			Rev X4
	Date: Friday, June 05, 2015			Sheet 10 of 65

DDR3 DIMM_A2


Vinafix.com



DDRIII DIMM_B1




SMBCLK_DDR < SMBCLK_DDR 10,11,13
SMBDATA_DDR < SMBDATA_DDR 10,11,13



Project	
Berlinetta	
Maranello	V
Barchetta	V


Latest modified date:
2014/11/27

HP Restricted Secret

 HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD		Title DDR III XMM2	
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)		Rev X4
Date: Friday, June 05, 2015	Sheet 12	of 65	

DDRIII DIMM_B2


BLACK COLOR
N13-2401591-F02







Project	
Berlinetta	
Maranello	V
Barchetta	V

Latest modified date:
2014/11/27

HP Restricted Secret


 HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION IT IS TO BE RELEASED TO THE PUBLIC AND NOT TO BE DISCLOSED TO OR DUPLICATED OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		DDR III XMM1 teknisi indonesia	
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)	Rev X4	
Date:	Friday, June 05, 2015	Sheet	13 of 65




Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/05/29




HP Restricted Secret





RTC Block

Close to PCH



N91-01F0201-L06

Latest modified date:
2014/04/20

Project	
Berlinetta	V
Maranello	V
Barchetta	


HP Restricted Secret



HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) AND NOT TO BE DISCLOSED TO OR REPRODUCED BY OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD			
Title PCH-CLK			
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	16 of 65






Vinafix.com

Latest modified date:
2015/04/20

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD					
Title PCH-DDI/SATA					
Size	Document Number				Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4
Date:	Friday, June 05, 2015		Sheet	17	of 65






TLS CONFIDENTIALITY ENABLED
IF SAMPLED HIGH(DEFAULT)
PCH HAS INTERNAL WEAK PD

Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/20

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY

MICRO-STAR INT'L CO.,LTD

Title

PCH-SMB/AUDIO

Size

Document Number

HP SCH P/N: 793306-000(MSI MS-7957)

Rev

X4

Date:











Friday, June 05, 2015

Sheet

19

of

65



Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/06/04

HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) PROPERTY. IT IS TO BE KEPT UNCLASSIFIED AND NOT DISCLOSED TO OR REPRODUCED BY ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF HP.</small>	
DRAWN BY: MICRO-STAR INT'L CO.,LTD			
Title: PCH-Power			
Size: Custom	Document Number: HP SCH P/N: 793306-000(MSI MS-7957)	Rev: X4	
Date: Friday, June 05, 2015	Sheet 20 of 65		

U4H
I,NI,NI
CRITICAL

A4	VSS-300	U4	VSS-250
A3	VSS-299	U38	VSS-249
B2	VSS-298	U33	VSS-248
A2	VSS-297	U32	VSS-247
B1	VSS-296	U31	VSS-246
BB1	VSS-295	U29	VSS-245
BC1	VSS-294	U28	VSS-244
BD2	VSS-293	U18	VSS-243
BD45	VSS-292	U17	VSS-242
BD44	VSS-291	U14	VSS-241
BE44	VSS-290	U11	VSS-240
B45	VSS-289	U10	VSS-239
B44	VSS-288	T42	VSS-238
A44	VSS-287	T4	VSS-237
D45	VSS-286	T2	VSS-236
A42	VSS-285	T1	VSS-235
AB15	VSS-284	R5	VSS-234
AL4	VSS-283	R38	VSS-233
AN4	VSS-282	R33	VSS-232
AN10	VSS-281	R29	VSS-231
AR7	VSS-280	R22	VSS-230
AR5	VSS-279	R14	VSS-229
Y26	VSS-278	R10	VSS-228
Y28	VSS-277	P45	VSS-227
AC29	VSS-276	P22	VSS-226
U15	VSS-275	P19	VSS-225
AE29	VSS-274	P17	VSS-224
AE29	VSS-273	N5	VSS-223
BA1	VSS-272	N41	VSS-222
Y29	VSS-271	N4	VSS-221
Y21	VSS-270	N36	VSS-220
Y20	VSS-269	N35	VSS-219
Y18	VSS-268	N24	VSS-218
Y17	VSS-267	N22	VSS-217
W8	VSS-266	N19	VSS-216
W4	VSS-265	N15	VSS-215
W39	VSS-264	N10	VSS-214
W33	VSS-263	M42	VSS-213
W32	VSS-262	M35	VSS-212
W31	VSS-261	L8	VSS-211
W14	VSS-260	L41	VSS-210
V45	VSS-259	L4	VSS-209
V3	VSS-258	L15	VSS-208
V29	VSS-257	L12	VSS-207
AB7	VSS-256	K43	VSS-206
AC18	VSS-255	K42	VSS-205
V21	VSS-254	K4	VSS-204
V20	VSS-253	K6	VSS-203
V18	VSS-252	K36	VSS-202
U8	VSS-251	K33	VSS-201

SKYLAKE PCH-H

U4I
I,NI,NI
CRITICAL

K27	VSS-200	VSS-150	BE32
K10	VSS-199	VSS-149	BE28
J7	VSS-198	VSS-148	BE23
J5	VSS-197	VSS-147	BE18
J39	VSS-196	VSS-146	BE14
J3	VSS-195	VSS-145	BD43
J11	VSS-194	VSS-144	BC2
H10	VSS-193	VSS-143	BB34
H35	VSS-192	VSS-142	BB30
H3	VSS-191	VSS-141	BB25
H29	VSS-190	VSS-140	BB21
H27	VSS-189	VSS-139	BB16
H24	VSS-188	VSS-138	BB11
H22	VSS-187	VSS-137	B6
H19	VSS-186	VSS-136	B40
H17	VSS-185	VSS-135	B37
G9	VSS-184	VSS-134	B3
G42	VSS-183	VSS-133	B25
F8	VSS-182	VSS-132	AY45
F44	VSS-181	VSS-131	AY38
E33	VSS-180	VSS-130	AW9
E31	VSS-179	VSS-129	AW37
E15	VSS-178	VSS-128	AW29
E13	VSS-177	VSS-127	AW19
D36	VSS-176	VSS-126	AW13
D35	VSS-175	VSS-125	AV6
D33	VSS-174	VSS-124	AV33
D31	VSS-173	VSS-123	AV31
D30	VSS-172	VSS-122	AV27
D29	VSS-171	VSS-121	AV24
D27	VSS-170	VSS-120	AV17
D25	VSS-169	VSS-119	AU7
D24	VSS-168	VSS-118	AU45
D21	VSS-167	VSS-117	AU39
D19	VSS-166	VSS-116	AU36
D17	VSS-165	VSS-115	AU35
D16	VSS-164	VSS-114	AU1
D15	VSS-163	VSS-113	AT9
D12	VSS-162	VSS-112	AT36
D10	VSS-161	VSS-111	AT15
AD11	VSS-160	VSS-110	AT10
C42	VSS-159	VSS-109	AR9
C4	VSS-158	VSS-108	AR42
C37	VSS-157	VSS-107	AR34
C28	VSS-156	VSS-106	AR33
C2	VSS-155	VSS-105	V23
C10	VSS-154	VSS-104	AP4
BE9	VSS-153	VSS-103	AP11
BE40	VSS-152	VSS-102	AN8
BE37	VSS-151	VSS-101	AN7

SKYLAKE PCH-H

U4J
I,NI,NI
CRITICAL

AN39	VSS-100	VSS-050	AF28
AN31	VSS-099	VSS-049	AF26
V25	VSS-098	VSS-048	AF25
AN27	VSS-097	VSS-047	AF23
AN22	VSS-096	VSS-046	AF21
AN11	VSS-095	VSS-045	AF20
AM45	VSS-094	VSS-044	AF18
AM29	VSS-093	VSS-043	AE42
AM27	VSS-092	VSS-042	AE4
AM24	VSS-091	VSS-041	AE28
AM22	VSS-090	VSS-040	AE25
AM19	VSS-089	VSS-039	AE21
AM15	VSS-088	VSS-038	AE20
AL38	VSS-087	VSS-037	AE18
AL33	VSS-086	VSS-036	AD8
AL32	VSS-085	VSS-035	AD4
AL29	VSS-084	VSS-034	AD36
AL17	VSS-083	VSS-033	AD33
AL13	VSS-082	VSS-032	AD32
AK42	VSS-081	VSS-031	AD14
AK4	VSS-080	VSS-030	AJ10
AH17	VSS-079	VSS-029	AB8
AJ36	VSS-078	VSS-028	AC45
AJ32	VSS-077	VSS-027	AJ17
AJ31	VSS-076	VSS-026	AC25
AJ29	VSS-075	VSS-025	AC21
AJ28	VSS-074	VSS-024	AC20
AJ26	VSS-073	VSS-023	AL19
AJ18	VSS-072	VSS-022	AC1
AJ15	VSS-071	VSS-021	AB5
AJ14	VSS-070	VSS-020	AB4
AH45	VSS-069	VSS-019	AB38
AH29	VSS-068	VSS-018	AB32
AH28	VSS-067	VSS-017	AB31
AH26	VSS-066	VSS-016	AL24
AH25	VSS-065	VSS-015	AB14
AH23	VSS-064	VSS-014	AB11
AH21	VSS-063	VSS-013	AB10
AH20	VSS-062	VSS-012	AA42
AH18	VSS-061	VSS-011	AA4
AH1	VSS-060	VSS-010	AA29
AL11	VSS-059	VSS-009	AM17
AG4	VSS-058	VSS-008	AA25
AG38	VSS-057	VSS-007	AA21
AG33	VSS-056	VSS-006	AA20
V23	VSS-055	VSS-005	AA18
AG31	VSS-054	VSS-004	AA17
AL10	VSS-053	VSS-003	A37
AG13	VSS-052	VSS-002	A32
AG11	VSS-051	VSS-001	A25
		VSS-000	A18


SKYLAKE PCH-H

Vinafix.com


Latest modified date:
2015/04/20

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>					
DRAWN BY MICRO-STAR INT'L CO.,LTD									
Title PCH-GND									
Size	Document Number				Rev				
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4				
Date:	Friday, June 05, 2015		Sheet	21	of 65				

PCI EXPRESS X16 SLOT



SLOT-PCI164P_BLACK-2PITCH-RH-20

N11-1641151-L06

Project	
Berlinetta	V
Maranello	V
Barchetta	V


Latest modified date:
2015/01/28

HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) AND NOT TO BE DISCLOSED TO OR REPRODUCED BY ANY OTHER PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF HP.</small>	
DRAWN BY: MICRO-STAR INT'L CO.,LTD			
Title: PCIE x16 Slot			
Size	Document Number		Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		X4
Date:	Friday, June 05, 2015	Sheet	22 of 65


LPC SUPER I/O NPCD 315H

PN:B02-0379H04-NX9



SPI FLASH ROM

BIOS




Project	
Berlinetta	V
Maranello	V
Barchetta	V


Latest modified date:
2015/06/04

HP Restricted Secret


HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>			
DRAWN BY: MICRO-STAR INT'L CO.,LTD					
Title: SIO15 Nuvoton NPCD315H					
Size: Custom	Document Number: HP SCH P/N: 793306-000(MSI MS-7957)		Rev: X4		
Date: Friday, June 05, 2015	Sheet: 23	of 65			




PS2 KEYBOARD & MOUSE CONNECTOR



SIO15 ULINKPro DEBUG PORT



SERIAL PORT 1



SERIAL PORT 2




TABLE 12
FLOATING SERIAL PORT PIN DEFINITION (TOP VIEW)

Pin #	Signal Name	Signal Name	Pin #
1	DTR#	RXD	2
3	CTS#	DSR#	4
5	TXD	R#	6
7	GND	GND	8
9	+5 V	+3.3 VAUX	10
11	RTS#	COMM B DETECT#	12
13	DCD#	-12 V (THRU DIODE)	14
15	+12 V (THRU DIODE)	KEY	16

Latest modified date:
2015/05/04

HP Restricted Secret

Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.


DRAWN BY: MICRO-STAR INT'L CO., LTD.

Title: KB / MS / COM

Size: Document Number
Custom: HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015 Sheet 25 of 65

DDI Port Slot






Project	
Berlinetta	V
Maranello	V
Barchetta	







Latest modified date:
2014/11/27

HP Restricted Secret



		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>					
DRAWN BY MICRO-STAR INT'L CO.,LTD									
Title DDI Port Slot									
Size	Document Number				Rev				
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4				
Date:	Friday, June 05, 2015		Sheet	27	of 65				



N5W-20M0530-W06



Vinafix.com





Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2014/11/27

HP Restricted Secret

		HEWLETT PACKARD	HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>
DRAWN BY: MICRO-STAR INT'L CO.,LTD			
Title: DISPLAY CONN			
Size: Custom	Document Number: HP SCH P/N: 793306-000(MSI MS-7957)		Rev: X4
Date: Friday, June 05, 2015	Sheet 28 of 65		




Latest modified date:
2014/11/27

HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) . DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD			
Title DP to VGA- ITE IT6515			
Size	Document Number		Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		X4
Date:	Friday, June 05, 2015	Sheet	29 of 65

VGA CONN BLOCK




Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2015/05/04

HP Restricted Secret

HP		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>					
DRAWN BY MICRO-STAR INT'L CO.,LTD									
Title VGA CONN									
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)				Rev X4				
Date:	Friday, June 05, 2015		Sheet	30	of 65				

PCI EXPRESS X16 SLOT


Latest modified date:
2015/04/30

Project	
Berlinetta	V
Maranello	V
Barchetta	



HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD			
Title PCI E x16 Slot /w X4 Signal			
Size	Document Number		Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		X4
Date:	Friday, June 05, 2015	Sheet	31 of 65

PCI EXPRESS x1-PORT



PCI EXPRESS x1-PORT









Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/20

HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		PCIe x1 Slots	
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	32 of 65

SATA Connector




Latest modified date:
2015/01/21

Project	
Berlinetta	V
Maranello	V
Barchetta	V


HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) . DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		SATA/LED	
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	33 of 65

Gigabit LAN RTL8111HSH-CG




LAN Power




Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/10



HP Restricted Secret



LAN Connector




N58-32F0321-U30



WOL ON	Speed	Active/Idle Mode		
		S0	S3/S4	S5
Active LED	1G Bit	Blink Amber	Blink Amber	Blink Amber
	100M Bit	Blink Amber	Blink Amber	Blink Amber
	10M Bit	Blink Amber	Blink Amber	Blink Amber
Link Speed LED	1G Bit	Green	Green	Green
	100M Bit	Green	Green	Green
	10M Bit	Green	Green	Green
WOL OFF		S0	S3/S4	S5
Active LED	1G Bit	Blink Amber	OFF	OFF
	100M Bit	Blink Amber	OFF	OFF
	10M Bit	Blink Amber	OFF	OFF
Link Speed LED	1G Bit	Green	OFF	OFF
	100M Bit	Green	OFF	OFF
	10M Bit	Green	OFF	OFF
Link OFF		S0	S3/S4	S5
Active LED	1G Bit	OFF	OFF	OFF
	100M Bit	OFF	OFF	OFF
	10M Bit	OFF	OFF	OFF
Link Speed LED	1G Bit	OFF	OFF	OFF
	100M Bit	OFF	OFF	OFF
	10M Bit	OFF	OFF	OFF


ESD



D12, D14,
D0G-1500500-SI0
AVL:D0G-3500510-N47

D11, D13, D15, D16
D0G-2950500-SI0
AVL:D0G-3010510-I05

SCHEMATIC



Latest modified date:
2015/05/04


HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) AND IS NOT TO BE DISCLOSED TO OR REPRODUCED BY ANY OTHER PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title LAN CONNECTOR			
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)		Rev X4
Date:	Friday, June 05, 2015	Sheet	35 of 65




ALC 221 CODEC

B05-LC2212C-R09



AUDIO CODEC REGULATORS

PN: I31-5156B09-A30



SPEAKER HEADER

P/N:N32-1020521-F02




TABLE 14
SPEAKER HEADER DEFINITION

P6	
SPEAKER-	1
SPEAKER+	2


SPK+- TRACE WIDTH

Speaker 4 ohm ==> 40mils

Speaker 8 ohm ==> 20mils

Azalia Front Audio Connector


N31-2051491-H06











Place those component close to audio connector.

Rear audio jack

J78 Double-stacked audio jack line-in (top), headphone/line-out (bottom)




P/N: I36-9715B02-R11




Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/01/06

HP Restricted Secret

 HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) PROPERTY. IT IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		Front USB POWER	
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	39 of 65

Rear USB Connector For USB Port 4 / 5



Vinafix.com



Latest modified date:
2015/01/13

Project	
Berlinetta	V
Maranello	V
Barchetta	



HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>
DRAWN BY MICRO-STAR INT'L CO.,LTD		
Title USB2.0		
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)	Rev X4
Date: Friday, June 05, 2015	Sheet 40 of 65	1

REAR USB3.0 Connector



REAR USB3.0 Connector



Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2015/01/15

HP Restricted Secret



**HEWLETT
PACKARD**

HP RESTRICTED

THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY **MICRO-STAR INT'L CO.,LTD**





Title	Rear USB 3.0
-------	--------------

Size	Document Number
Custom	HP SCH P/N: 793306-000(MSI MS-7957)




Date:	Friday, June 05, 2015	Sheet	41	of	65
-------	-----------------------	-------	----	----	----

Rev	Y4
-----	----

FRONT USB3.0 Connector



MEDIA USB3.0 Connector



Latest modified date:
2015/01/15

HP Restricted Secret

Project		Project	
Berlinetta	V	Maranello	V
Barchetta			

HEWLETT
PACKARD

HP RESTRICTED

THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION
THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS
EXCEPT AS AUTHORIZED BY HP.

DRAWN BY: MICRO-STAR INT'L CO., LTD

Title: Front USB 3.0


Size: Document Number
Custom: HP SCH P/N: 793306-000(MSI MS-7957)

Date: Friday, June 05, 2015

Sheet 42 of 65


Rev X4

SPI FLASH ROM




SPI DEBUG PROT

MOW36: R438 un-install and install R763 for Skylake PCH-H Pre ES1/ES1 and Pre ES2/ES2 sample.




Flash Descriptor Override Header (ME_DIS)

FLASH DESCRIPTOR OVERRIDE




N31-1020151-H06

PASSWORD JUMPER




Jumper (JP49) is installed for production.


BOOT BLOCK RECOVERY HEADER



BIOS




M31-2512853-W03



Vinafix.com

BOOT BLOCK WRITE JUMPER



N33-1020271-H06

BLACK
GREEN
E14, 1-2 pin



Latest modified date:
2015/04/17

Project	
Berlinetta	V
Maranello	V
Barchetta	V


HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY: MICRO-STAR INT'L CO.,LTD			
Title: Header/ SPI			
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	43 of 65


FAN BLOCK



+5V_USB_SUS_ACK



TPM



Project	
Berlinetta	V
Maranello	V
Barchetta	V


Latest modified date:
2015/06/04


HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT/PACKARD HP. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		FAN / TPM	
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		
Date:	Friday, June 05, 2015	Sheet	44 of 65


Skylake S-line 65W ISL95855

Vinafix.com





0.55V~1.5V output range
65W Iccmax=79A



Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/07

HP Restricted Secret

**HEWLETT
PACKARD**





HP RESTRICTED
THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) AND IS NOT TO BE DISCLOSED TO OR DUPLICATED BY ANY OTHER PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF HP.

DRAWN BY: **MICRO-STAR INT'L CO., LTD**

Title: **CPU VCORE**

Size	Document Number	Rev
Custom	HP SCH P/N: 793306-00Q(MSI MS-7957)	X4

Date: Friday, June 05, 2015
 Sheet: 47 of 65




Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/07

HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) PROPERTY. IT IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF HP.</small>	
DRAWN BY: MICRO-STAR INT'L CO.,LTD			
Title: CPU VCCGT			
Size: Custom	Document Number: HP SCH P/N: 793306-000(MSI MS-7957)		Rev: X4
Date: Friday, June 05, 2015	Sheet: 48	of 65	



Vinafix.com


Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2014/12/25

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>					
DRAWN BY MICRO-STAR INT'L CO.,LTD									
Title CPU VCCSA									
Size	Document Number				Rev				
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4				
Date:	Friday, June 05, 2015		Sheet	49	of 65				


SKYLAKE VCCIO POWER CKT




Latest modified date:
2015/04/07


HP Restricted Secret

Project	
Berlinetta	V
Maranello	V
Barchetta	V

	HEWLETT PACKARD	HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT/PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>
	DRAWN BY MICRO-STAR INT'L CO.,LTD	
Title CPU VCCIO		
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)	
Date:	Friday, June 05, 2015	Sheet 50 of 65




1.8V AUX Power



I31-7166S02-N03

3V Standby Power




I31-7166S02-N03

Vinafix.com



-12V POWER






Project	
Berlinetta	V
Maranello	V
Barchetta	V

Latest modified date:
2015/04/10

HP Restricted Secret


HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>			
DRAWN BY MICRO-STAR INT'L CO.,LTD					
Title -12V/+3.3V_AUX/+1.8V_AUX					
Size	Document Number		Rev		
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		X4		
Date:	Friday, June 05, 2015	Sheet	52 of 65		

+5V_AUX Power Switch






Latest modified date:
2014/12/25

HP Restricted Secret




EMI CAPs




Project	
Berlinetta	V
Maranello	V
Barchetta	

Latest modified date:
2014/11/27

HP Restricted Secret


		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>					
DRAWN BY MICRO-STAR INT'L CO.,LTD									
Title EMI cap									
Size	Document Number				Rev				
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4				
Date:	Friday, June 05, 2015		Sheet	54	of 65				

Manual Parts




CRITICAL PCB1

XU1_X1
E93-0000099-A21



E93-0000099-A21
AVL:E22-B009010-C22




U4_X1_1
CRITICAL

U4_X1_2
CRITICAL

U4
NI,IJ
CRITICAL
INTEL H110
INTEL H110

XU1_X2
CPU SOCKET I
CRITICAL



E21-AC71010-L06
AVL:E21-7826010-F02

Simulation




AVL:
D06-0100161-P52
D06-0100101-K26

BAT1_X1
BAT-CR2032-RH
CRITICAL


D06-0100101-P01

Optics Orientation Holes



Mounting Holes

Modify for factory request.



HOLES_4S_HP_D7_2




Latest modified date:
2015/04/22

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>			
DRAWN BY		MICRO-STAR INT'L CO.,LTD					
Title		Manual & Option Parts					
Size	Document Number	HP SCH P/N: 793306-000(MSI MS-7957)			Rev		
Custom					X4		
Date:	Friday, June 05, 2015	Sheet	56	of	65		



G3-S5

ATX_5VSB
+3.3V_LPS
SLP_SUS#
LPS_ON#
+5V_AUX
+3.3V_AUX/+1.8V_AUX
+PCH_PLV0
RSMRST#

S5-S0

PWBTIN#
PWBTOUT#
SLP_S5/S4/S3
PS_ON#
+12V/+5V/+3.3V
VCC_DDR
+VCCIO
+VCCP
SYS_PWROK
CHIP_PWRGD
H_PWRGD
PLTRST#


Vinafix.com

Project	
Berlinetta	V
Maranello	V
Barchetta	V


HP Restricted Secret

hp HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL, PROPRIETARY INFORMATION. IT IS THE PROPERTY OF HP. IT IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO., LTD	
Title			
PON			
Size	Document Number	Rev	
Custom	HP SCH P/N: 793306-000(MSI MS-7957)	X4	
Date:	Friday, June 05, 2015	Sheet	57 of 65

PWROK MAP




RESET MAP



Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP) PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD			
Title Pwrok/Reset			
Size	Document Number		Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		X4
Date:	Friday, June 05, 2015	Sheet	58 of 65



Project	
Berlinetta	V
Maranello	V
Barchetta	


HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT/PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>					
DRAWN BY MICRO-STAR INT'L CO.,LTD									
Title Power Map									
Size	Document Number				Rev				
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4				
Date:	Friday, June 05, 2015		Sheet	59	of 65				

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Project	
Berlinetta	V
Maranello	V
Barchetta	V


HP Restricted Secret

		HEWLETT PACKARD	HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		GPIO Table1	
Size	Document Number		Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		X4
Date:	Friday, June 05, 2015	Sheet	60 of 65

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Project	
Berlinetta	V
Maranello	V
Barchetta	V


HP Restricted Secret

		HEWLETT PACKARD	HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>
DRAWN BY		MICRO-STAR INT'L CO.,LTD	
Title		GPIO Table2	
Size	Document Number		Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)		X4
Date:	Friday, June 05, 2015	Sheet	61 of 65



Project	
Berlinetta	V
Maranello	V
Barchetta	V

HP Restricted Secret

		HEWLETT PACKARD	HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL/PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD (HP). DO NOT DISCLOSE TO OR DUPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>
DRAWN BY MICRO-STAR INT'L CO.,LTD			
Title GPIO Table3			
Size Custom	Document Number HP SCH P/N: 793306-000(MSI MS-7957)		Rev X4
Date:	Friday, June 05, 2015	Sheet	62 of 65

Berlinetta/Maranello X1

2014/08/11

EMI team suggest :

PAGE 24/29: Add 0.1uF cap by EMI suggest.
Add C463, C464, C468.

PAGE 27: Reserve bridge resistor by EMI suggest.
Add R860, R861, R862, R863.

PAGE 19: Reserve 10pF cap by EMI suggest.
Add C474. (SI:1082697)

SIO vendor review :

PAGE 24: Modify R180 from I to NI by SIO vendor review.
Modify R180 from I to NI. (SI:1082699)

2014/08/12

PAGE 36: Update audio codec LIB and MSI PN to ALC221VB.
Modify U13 PN to B05-LC2212C-R09. (SI:1082700)

PAGE 44: Connect TPM_PIRQ# to GPP_G21 following CRB. (SI:1082701)

Follow PCA spec to rename part reference :

PAGE 25: Modify LPC DEBUG PORT from E52 to E17.
Modify LPC DEBUG PORT from E52 to E17

PAGE 25: Modify U57 to U31.

PAGE 27: Modify J64 to J63.

PAGE 24/29: Modify J65 to J69.

PAGE 47: Modify U17 to U7 and Modify U14 to U8.

PAGE 33: Rename CR5 to CR1, rename CR1 to CR5. (SI: 1082698)

Power team suggest:

PAGE 46: Modify R796 from 29.9K to 48.7K. Modify R516 from 113K to 210K.
Modify R542 from 200 ohm to 316 ohm.Modify R541 and C388 from I to NI.
Modify R793 from 2.21K to 3.65K. Modify R547 from 200 ohm to 287 ohm.
Modify C385 from 0.082uF to 0.068uF. Modify C374 from 0.47uF to 0.33uF.
Modify R794 from 3.83K to 3.48K. Modify R548 from 200 ohm to 100 ohm.
Modify C386 from I to NI. Modify C372 from 0.47uF to 0.22uF.
Modify RT4, RT5 from 470k to 100k. Modify R515, R545 from 3.83k to 10k.
Modify R514, R544 from 27.4k to 10k. Modify R519 from 73.2K to 71.5K.

PAGE 49:Modify CHOKE9 PN to L04-06A7111-L65. Add C616

PAGE 47: Add C472, C473, C504. Reserve C612, C505, C506, C606, C613.

PAGE 48: Add C614, C615.

PAGE 51: Delete L45, C488, C489, C490, C495, C496, C497, C498, C499,
Add CHOKE14, C622, C638. Modify EC39 to 820uF, modify C494 to 10uF and NI, modify R646 to 60.4K ohm.

PAGE 45: Delete EC17, C456, C457, C452, C455
Add C639, C640, C641, R862. Modify EC13, EC14 to 270uF, modify EC18, EC19 to 820uF,
modify C352 to 10uF and NI, modify C346 to 10uF, modify EC15 to NI, modify R484 to 41.2k ohm.

PAGE 50: Modify C475 from NI to I. (SI:1082696)

2014/08/19

PAGE 50: Modify +VCCIO circuit by power team suggest.
Connecot R632 to +5V and add R864. (SI:1082696)

PAGE 43/44: Modify power well of TPM and SPI recovery header to SPI_POWER.
Connect Pin 6 of E16 to SPI_POWER and connect TPM power to SPI_POWER. (SI:1082702)

PAGE 53: Reserve pull-down resistor on CHASSIS_ID0 and CHASSIS_ID1.
Add R865, R866. (SI:1072381)

2014/08/21

PAGE 8/14/25: Modify SYS_PWRGD, PCH_PWRGD sequence.
Add R869, R868 and modify R70, R264 from I to NI. (SI:1082703)

2014/08/22

PAGE 14/18/19: Following HP specific to modify GPIO and port map table.
Connect BOOT_BLK_REC# to GPP_B15, connect LAN_CLK_REQ# to GPP_H4, connect BOOT_BLK_EN# to GPP_G6,
connect PASSWORD_EN to GPP_G9, connect FRONT_USB_P26_DET# to GPP_G12, connect INT_USB_P152_DET# to GPP_G15,
connect FRONT_AUD_DET# to GPP_G16, connect COMM_B_DET# to GPP_G17, connect TPM_PIRQ# to GPP_G21,
connect SIO_SMI# to GPP_C22, connect SIO_PME# to GPP_C23, connect HPGAP_DBG_SERIAL_DET#1 to GPP_H9.
(SI:1073982)

2014/08/25

PAGE 50: Modify +VCCIO circuit by power team suggest.
Change VR IC from NCP3135 to ISL8016IRAJZ and modify the relative circuit. (SI:1082696)

2014/09/02

PAGE 10/11/12/13: reserve SPD address HIGH&LOW resistors for DIMM.
Add R915,R916,R917,R918,R919,R920,R921,R922,R923,R924,R925,R926,R927,R928,R929,R930.(SI:1075817)

PAGE 1: PCA/PCB PN and SSID need to be updated into schematic .
Add PCA/PCB PN and SSID into schematic.(SI:1075810)

2014/09/04

PAGE 43: SKL Platforms - SPI0_IO3 Signal Implementation Requirement for ES or pre-ES1/ES1 Samples
Modify R438 from I to NI and add R763.(SI:1076956)

SIO schematic check feedback.

Page 22: Modify R190 pull-up power well to +3.3V

Page 23: Add a pull-up resistor R803 at PWRBTN# signal. (SI:1082699)

2014/09/18

Intel schematic check feedback.

Page 16: Modify Pin E1 of PCH pull-up power rail to P1V0_PCH_VCCF24_1P0.

Page 16: Modify VCCRTC circuit make sure VCCRTC does not exceed 3.2V.
Add R933, R934.

Page 8: Unused VGTX/VccOPC/VccEOPIO pins suggested to reserved resistor to GND.
Reserve R623, R625,, R627, R816.

Page 4: Modify serial resistor for PROC_AUDIO_SDO.
Modify R172 from 33 ohm to 20 ohm.

Page 4: Modify serial resistor for SPI chip select.
Modify R608, R439 from 33 ohm to 0 ohm. (SI:1080996)

Page 18/27: Modify Platform debug header from 2x6 to 2x10 following HP request.

Delete E17. Add R812,R813,R806,R814,R815,R809,R810,R807,R811,E25,E27,E28,VP27,JP28. (SI:1082704)

2014/09/24

Connect the CPU VTT rail and the SIO15 VTT rail are the same

Page 24: Connect +PCH_P1V0 to SIO15 VTT power rail.

Page 46: Modify H_PROCHOT# pull-up resistor pull up to +PCH_1PV0.
Modify R616 pull-up power rail to +PCH_1PV0. (SI:1082705)

2014/09/25

Page 43: SPI_MISO/ SPI_MOSI/ SPI_CLK/ SPI_WP#/ SPI_HOLD#
FOR BETTER SI, Need add 0 ohm connect to E16.
Add R608, R818, R819, R820, R821. (SI:1082706)

2014/09/26

Page 4/14: Add a serial resistor at PROCHOT_N/H_PWRGD/PLTRST# signal according CRB 1.0.
Add R18, R936, R937. (SI:1082707)

Page 14: Add a serial resistor at PCH_THERMTRIP# signal according Intel Design guide.
Add R935. (SI:1082708)

PAGE 22/31/32: Following HP specific to modify GPIO and port map table.
Connect PCIE6 to J31 and connect PCIE7 to J32.
Connect PCIE_CLK0 to J31, connect PCIE_CLK5 to J41, connect PCIE_CLK6 to J32, connect PCIE_CLK8 to J42.
(SI:1073982)

2014/09/29


Power team suggest:

PAGE 51/54: Modify component package to 0603 size.
Modify R647, C501, C551, C557,C407, C415, C505, C417.(SI:1082696)

PAGE 43: Add pull-up resistor at PCH_SPI_MISO/PCH_SPI_MOS1 for ES or pre-ES1/ES1 Samples
Add R823 and R822.(SI:1076956)

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS HEWLETT-PACKARD'S IP. IT DOES NOT DISCLOSE TO OR IMPLICATE OTHERS EXCEPT AS AUTHORIZED BY HP.</small>	
DRAWN BY MICRO-STAR INT'L CO.,LTD					
Title History					
Size	Document Number				Rev
Custom	HP SCH P/N: 793306-000(MSI MS-7957)				X4
Date:	Friday, June 05, 2015		Sheet	63	of 65

Berlinetta/Maranello X1

2014/10/7

PAGE 26: Modify Berlinetta board ID to 7 and Maranell board ID to 8.
Modify R256 from I to I.NI, modify R259 from NI to NI.I, modify R801 from NI.I to NI, modify R261 from I to NI, modify R775 from NI to NI.I, modify R263 from NI to I, modify R932 from I to NI.(SI:1084026)

PAGE 14/19/43: Add PCH strapping pin pull-up/pull-down resistor.

Add R86, R824, R88, R839, R827, R87, R825, R826, R840.(SI:1084027)

PAGE 4/9/55: Modify XDP debug port circuit according Intel CRB 1.0.

Modify R228, R174, R178, R751, R750, R752, R755, R758, R726, R730, R720, R727, R817 from NI to I, modify R176, R723, R731, R719, R15 from I to NI.(SI:1084028)

2014/10/16

PAGE 43: Modify PCH_SPI_MOSI/PCH_SPI_MISO pull-up resistor to NI.
Modify R822, R823 from I to NI.(SI:1084027)

PAGE 43: Modify PCH_SPI_MOSI pull-up resistor to I.

Modify R823 from NI to I.(SI:1084027)

Berlinetta/Maranello X2

2014/10/24

PAGE 44: Connect TPM power pin to correct power rail.
Connect pin 22 of U40 from +3.3V to SPI_POWER, connect R704 from +3.3V to SPI_POWER (SIO1088438)

PAGE 46: Modify SVIDCLK pull-up resistor value from 45.3k ohm to 45.3 ohm.

Modify R509 from 45.3K ohm to 45.3 ohm (SIO1088410)

PAGE 4/46: Modify SVID topology according Intel design guide.

Add R938, R939, R940, R941 (SIO105529)

2014/10/29

PAGE 36: Modify audio amplifier control circuit.

Reserve R942 and modify R370, Q31 from I to NI. (SIO1092577)

2014/10/29

PAGE 34/52/53: Marking EC45, EC47, EC50 and CHOKR15 as CCL parts. (SIO105535)

2014/11/18

Modify SIO15 circuit according SIO15 demo circuit.

PAGE 18/24: Pin 4 of U5 connect to pin BD17 and rename PCH_PME# to P_PME#. Modify R206 from I to NI.(SIO1105544)

PAGE 23/24: Connect chassis ID1 to pin15 of SIO.
move R216 to page 23 and add R943 pull up to +3.3V_AUX.(SIO1091273)

PAGE 23: Connect SIO15 pin 94 to SML1_DATA and pull-up resistor R184 change from I to NI(chipset side have a pull-up resistor. (SIO1105563)

PAGE 23: Connect SIO15 pin 95 to SML1_CLK and pull-up resistor R183 change from I to NI(chipset side have a pull-up resistor. (SIO1105563)

PAGE 24: Connect SIO15 pin 59/61 only pull up to +3.3V.(SIO1105563)

PAGE 38: Keyboard power control change to pin 103 of SIO15

Change R410 connecting from 5V_USB_CTRL to RBD_PWR_CTRL.(SIO1105570)

Modify power circuit for improve power quality.

PAGE 46: Modify R511 from 100k ohm to 105k ohm, Modify C387 from 0.082uF to 0.22uF, Modify R537 from 1.2k ohm to 3.65k ohm.
Modify C637 from 1800pF to 820pF, Modify C635 from 1800pF to 100pF, Modify C378 from 680pF to 1000pF.

Modify R548 from 137 ohm to 200 ohm.(SIO1102639)

PAGE 51: Modify R648 from 0 ohm to 1 ohm, modify RC39 from NI to I.(SIO1102639)

PAGE 45: Modify R486 from 0 ohm to 1 ohm, modify R487 from 0 ohm to 1 ohm.(SIO1102639)

PAGE 50: Modify R640 from NI to I. modify R641 from I to NI.(SIO1102639)

2014/11/24

PAGE 25: Modify COM port header part reference from P54 to P52.(SI:1091757)

PAGE 18: Modify Platform debug port header part reference from E25 to E23.(SIO1091698)

PAGE 43: Change JP14 to longer jumper, modify jumper PN from N33-1020271-H06 to N33-1020481-H06.(SIO1091713)

PAGE 34/45: Modify EC4/EC15 PN from C93-10116A1-N07 to C93-10116D1-N07.(SIO1105579)

PAGE 39: Add another power well +5V_PS2 for PS/2.

Add R950, R951, C700, C701, U56.(SIO1105582)

PAGE 51: Modify C487 from 1000pF to 2200pF for improve power quality.(SIO1102639)

PAGE 18: Modify R192, R190, R526 from I to NI for ESPI support. (SIO1100905)

PAGE 23: Modify R195, R531 from NI to I for ESPI support. (SIO1100905)

PAGE 20: Modify R564 from NI to I and modify R536 from I to NI for ESPI support. (SIO1100905)

PAGE 18: Debug header clock connect to U4.BC17.

U4.AV19 connect to a test point TP81. Reserve R956. Add R957. Modify R812 from I to NI.
Modify R813 from NI to I for ESPI support. (SIO1100905)

PAGE 18: Modify R814 from PROTO to NI and modify R815 from NI to PROTO for ESPI support. (SIO1100905)

PAGE 18: ESPI_ALERT1# add a pull-up R958 for ESPI support. (SIO1100905)

PAGE 18: Reserve R959 for ESPI support. (SIO1100905)

PAGE 18: Modify R124 from I to NI for ESPI support. (SIO1100905)

PAGE 14: Reserve R953, R954, R955 for ESPI support. (SIO1100905)

PAGE 19: Modify R165 from 4.7k to 1k and modify from NI to I, modify R839 from I to NI for ESPI support. (SIO1100905)

PAGE 24: Reserve R960, R961, R962 for ESPI support. (SIO1100905)

2014/11/27

PAGE 18: Modify R153 from NI to I for ESPI support. (SIO1100905)

PAGE 16: Modify R349 from I to NI, modify R568 from NI to I, modify R356/R357 from 51k ohm to 10k ohm, modify R360/R361 from 10k ohm to 20k ohm for no beep sound issue. (SIO1094868)

PAGE 26: Modify RT3, CI04 from NI to I following SIO demo circuit. (SIO1105574)

PAGE 24: Move R239 to Q5.p pin, modify R234 from 47k ohm to 100k ohm,

delete R236 to follow SIO demo circuit. (SIO1105578)

PAGE 9: Modify CPU mounting hole to meet PCA spec.

CPU footprint change to ZIF_SOCKET1151_TEST#_7957

and add mounting hole ground pin MH_VSS-1 to MH_VSS-32. (SIO1098277)

PAGE 14: Modify R53 from I to NI for ESPI support. (SIO1100905)

2014/12/04

PAGE 51: Modify +1P0V_EN circuit for System can not power on from S5 Max Power Saving mode
Add Q96, R963, C702. (SIO1096836)

PAGE 45: Modify R484 from 80.6k ohm to 84.5k ohm for improve power quality. (SIO1102639)

PAGE 16: Modify 24MHz cristal circuit.

Modify C29, C31 from 27pF to 30pF. (SIO1092380)

2014/12/08

PAGE 50: Modify C480 from 10pF to 0 ohm for improve +VCCIO power quality. (SIO1102639)

PAGE 50: Modify R636, C479, R642 from I to NI for improve +VCCIO power quality. (SIO1102639)

PAGE 50: Add R964 and connect U85.P12 to +5V for improve +VCCIO power quality. (SIO1102639)

PAGE 17: Connect DP to VGA HPD pin to DPDP_HPD3 for no VGA output issue. (SIO1099784)

PAGE 17: Connect EPD_HPD to GND through R114 for no VGA output issue. (SIO1099784)

2014/12/15

PAGE 50: Add EC51 for improve +VCCIO power quality. (SI:SIO1102639)

PAGE 50: Modify CHOKR11 from 0.5uH to 0.22uH +VCCIO power quality. (SIO1102639)

PAGE 51: Modify R646 from 113k ohm to 64.9k for improve +1P0V_PCH power quality. (SIO1102639)

PAGE 34: Modify LAN power control circuit.

R326 connect to L90_DW. (SIO1105584)

PAGE 14/34: Modify LAN clock request circuit.

Modify R317 from NI to I, Modify R630 from I to NI, Reserve R965. (SIO1105585)

PAGE 28: Modify Q12 from NI to I and modify R273 from I to NI and modify C115 from I to NI. (SIO1092498)

PAGE 14: Use GPP_H2 for PCI_EXT_DRT.

Add R966, R967 (SIO1097287)

2014/12/22

PAGE 18: Connect R813 to +1.5V_AUX for ESPI support. (SIO1100905)

PAGE 23/43: Connect PDT_OVRD# to SIO15 pin 78 GPIO22. (SIO1102607)

PAGE 18: Modify VTT_DDR Power Control for support C8.

Modify R660 from NI to I. Modify R661 from I to NI.

Add R968, R969, R970, C703, Q97, Q98. (SIO1105589)

2014/12/23

PAGE 43: Modify R823 from I to NI.9SIO1105596)

PAGE 38/39: Modify USB discharge control circuit.

Delete Q39,Q40,Q41,Q43,Q44.

Modify R431, R432, R433, R435, R436 from 680 ohm/Q402 to 1k ohm/Q603. (SIO1105598)

2014/12/25

PAGE 44: Connect R478 from 5VDDIMM to +5V_AUX. (SIO1105600)

Add one power rail VCCST_P1V0 for VCC_DDR leakage.

PAGE 51: Add Q99, Q100, R971, R972, R973, C705, C706. (SIO1105602)

PAGE 4: Connect R8941, R7, R8, R10, R11, R12, R13, R14 from +PCH_P1V0 to VCCST_P1V0. (SIO1105602)

PAGE 8: Connect X11 P1M V4/V5/V6 from +PCH_P1V0 to VCCST_P1V0. (SIO1105602)

PAGE 19: Connect R228, R174, R175 from +PCH_P1V0 to VCCST_P1V0. (SIO1105602)

PAGE 24: Connect S10 +VTT from +PCH_P1V0 to VCCST_P1V0. (SIO1105602)

PAGE 46: Connect R508, R509, R510, C435 from +PCH_P1V0 to VCCST_P1V0. (SIO1105602)

PAGE 55: Connect R721, R760 from +PCH_P1V0 to VCCST_P1V0. (SIO1105602)

PAGE 14: Add U92, C704 and modify R868 from 0 ohm to 10k ohm for POS. (SIO1107787)

Add power test point on power plane.

PAGE 45: Add VCC_DDR_1 (SIO1107791)

PAGE 47: Add +VCCSB_1 (SIO1107791)

PAGE 48: Add +VCCQT_1 (SIO1107791)

PAGE 49: Add +VCCSB_1 (SIO1107791)

PAGE 50: Add +VCCIO_1 (SIO1107791)

PAGE 51: Add +PCH_P1V0_1 (SIO1107791)

PAGE 52: Add +1.3V_AUX_1 (SIO1107791)

PAGE 53: Add +5V_AUX_1 and ATX_SVSB_1 (SIO1107791)

2015/01/05

PAGE 19/36: Delete D18 and add C707, C708. (SIO1107794)

2015/01/06

PAGE 47/48: Modify C402, C425, C423 from NI to I for power quality. (SIO1102639)

Modify XDP circuit.

PAGE 55: Modify R729, R752, R755, R758, R761, R772, R750, R751 from I to NI. (SIO1107823)

PAGE 19: Modify R174, R375 from I to NI. (SIO1107823)

PAGE 4: Modify R15 from NI to I. (SIO1107823)

PAGE 14: Modify R86 from 4.7k to 150k and I. (SIO1107823)

USB power switch and poly fuse co-layout.

PAGE 39: Reserve PS4, PS5, PS6, PS7, PS8, R974, R975, R976

, R977, R978, R979, R980, R981, R982, R983. (SIO1107825)

5VDDIMM and +5VUSB use the same control IC.

PAGE 45: Modify R500 from NI to I, R501 from I to NI. (SIO1107829)

PAGE 38: Delete R656, C458, R657, C460, R417, C300, R416, R418,

R420, R423, R419, R421, R422, U69. (SIO1107829)

PAGE 26: Modify R715 from NI to I for DB2 revision ID. (SIO1107832)

2015/01/13

PAGE 19/36: Add C707, C708 for audio signal quality. (SIO1109650)

PAGE 25/30/40/41/42: Modify D5, D9, D10, D32, D33, D34, D35, D36 PN to D0G-03A0509-SIO
for EMC issue. (SIO1099109/SIO1099132)

PAGE 40/41/42: Modify L29, L30, L31, L32, L23, L24, L25, L26, L35, L36, L37, L38, L42, L41
from NI to I for EMC issue. (SIO1099109/SIO1099132)

PAGE 40/41/42: Modify R927, R928, R921, R922, R923, R924, R926, R99, R910, R911, R912, R915, R916, R917, R918
from I to NI for EMC issue. (SIO1099109/SIO1099132)

PAGE 40/41/42: Modify R927, R928, R913, R914, R919, R920, R925, R926, R930
from I to NI for EMC issue. (SIO1099078/SIO1099133)

PAGE 40/41/42: Modify L21, L22, L27, L28, L33, L34, L39, L40, L44
from NI to I for EMC issue. (SIO1099078/SIO1099133)

PAGE 43: Modify R438 from NI to I and modify R763 from I to NI for PCH ES2 sample. (SIO1076956)

2015/01/15

PAGE 47: Modify R573, R555, R557 from 0 ohm to 1 ohm for power quality. (SIO1102639)

PAGE 34: Modify C228, C229 from 27 pF to 24 pF for Crystal matching. (SIO1115033)

PAGE 41/42: Modify L29, L30, L31, L32, L23, L24, L25, L26, L35, L36, L37, L38, L42, L42
PN to L12-5008030-105 for EMC issue. (SIO1099078/SIO1099133)

PAGE 44: Modify U40 PN to OBC-7957001-1X4. (SIO1101434)

2015/01/21

PAGE 33: Add R984, R985, CR12, Q108 for RSMRSTW debug LED. (SIO1111709)

2015/01/28

PAGE 52: Modify R678 from 102k to 10k ohm, modify R677 from 324k to 32.4k ohm,
modify C519 from 0.015uF to 22pF for +3.3V_LPS leakage in G3 state. (SIO1105602)

PAGE 22: Delete R96, U65, C189, EC3, R299, Q16. (SIO1113861)

PAGE 34: Modify LAN power control circuit

Reserve R986, R987 NI. (SIO1105584)

2015/01/29

PAGE 34: Modify onboard LAN wake to PE_WAKE.

Modify R314 from NI to I, modify R532 from I to NI. (SIO1115093)

2015/01/30

PAGE 34/35: Add R988, R989, modify R339 from 510 ohm to 0 ohm and modify from NI to I,

delete R336, modify R337 from 249 ohm to 510 ohm. (SIO1105584)


2015/02/13

PAGE 38: Modify C299 from 0.22uF to 1uF to separate USB power turn on timing.

(SIO1121957)

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret


		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION. IT IS NOT TO BE RELEASED OR DISCLOSED TO THE PUBLIC OR TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF HEWLETT-PACKARD COMPANY. FOR FURTHER INFORMATION, CONTACT YOUR LOCAL HP REPRESENTATIVE.</small>			
DRAWN BY		MICRO-STAR INT'L CO., LTD					
Title		History					
Size	Custom	Document Number	HP SCH P/N: 793306-000(MSI MS-7967)	Rev	X4		
Date	Friday, June 05, 2015	Sheet	64	of	66		

Berlinetta/Maranello X3
2015/04/01
PAGE 46: Modify C368 from 680pF to 820pF, modify C387 from 0.22uF to 0.1uF, modify C378 from 1000pF to 820pF for power quality.(SIO1139867)
PAGE 51: Modify R647 from 0 ohm to 2.2 ohm, modify R648 from 1 ohm to 2.2 ohm, modifyf R649, C501 from NI to I for +PCH_P1V0 power quality.(SIO1139867)
PAGE 45: Modify R485 from 0 ohm to 2.2 ohm, modify R487 from 1 ohm to 2.2 ohm, modifyf R682, C641 from NI to I for VCC_DDR power quality.(SIO1139867)
Add USB type C to PCA.
PAGE 32: Add P81, R945, R946.(SIO1117893)
TPM leakage current and power down fixed circuit
PAGE 44: Add Q109,Q110,R990,R991,R992,R993.(SIO1134627)
2015/04/07
PAGE 47/48: Add C710, C713 and move C445,C449 to Vcore accordring MOW10.(SIO1137561)
PAGE 14/46: Add R91,R92,Q111 and modify R868 from 10k ohm to 0 ohm for tCPU22 and tCPU28 sequence.(SIO1139888)
2015/04/10
PAGE 52: Modify R669 from 147k ohm to 14.7k ohm and modify R671 from 115k ohm to 11.5k ohm for power quality.(SIO1139867)
PAGE 26: Modify R251 from I to NI and modify R761 from NI to I for SI2 Revision ID.(SIO1139871)
PAGE 34: Add Q39 for LED on at S5 state while WOL is disable.(SIO1138523)
2015/04/14
PAGE 36: Modify R369 size from 0402 to 0603 and modify C259,C263 from 0.01uF to 0.1uF by vender suggestion.(SIO1141465)
2015/04/17
Modify JP14 and JP49 to shorted type jumper.
PAGE 43: Modify JP14 and JP49 MSI PN from N33-1020481-H06 to N33-1020271-H06(SIO1143522)
PAGE 43: Modify R438 from NI to I and modify R763 from I to NI for PCH QS sample.(SIO1076956)
2015/04/20
Modify THERMTRIP# control circuit.
PAGE 14: Modify R59 from I to NI and move Q11 to Page 14 and modify to NI.(SIO1143755)
PAGE 32: Modify P81 from PROTO to NI.(SIO1143756)
Modify PCH PN to QS sample PN.
PAGE 14 -21/56: Modify PCH PN to QS sample. OB1-7957002-IX6 for H170, OB1-7957003-IX6 for H110.(SIO1144254)
2015/04/22
Remove PCH heatsink from BOM.
Page 56:Modify U4_X1 from I to NI.(SIO1121944)
2015/04/24
Modify TPM IC PN to FW6.10.
PAGE 44: Modify U40 from OBC-7957001-IX4 to OBC-0006001-IX4.(SIO1150968)
Modify PCB PN for SI2.
PAGE 56: Modify PCB PN to PF0-079570C-Q37.(SIO1150974)
2015/04/30
Modify SIO15 to A3 version.
PAGE 23/24: Modify U5 from OB02-0315H04-N62 to B02-0315H14-N62.(SIO1150981)
Modify VRM IC to 2.0 version.
PAGE 46: Modify U46 from I32-958550C-I11 to I32-958551C-I11.(SIO1150985)
Modify J42 X4 slot to the other one with latch.
PAGE 31: Modify U46 from N11-0640341-L06 to M11-0640371-L06.(SIO1142659)
2015/05/04
Modify VRM circuit to improve VCCSA power.
PAGE 46: Modify R795 from 1k ohm to 2k ohm, modify R787 to 49.9k ohm and I, modify C373 to 0 ohm and I, modify R319 from 71.5k ohm to 137k ohm, modify C467/C470/C471 from 22uF to 47uF.(SIO1150996)
Fix BMI issue.
PAGE 30: Modify C154/C155/C156/C157 to 10pF and I, modify C142/C146/C149 from 2.2pF to 1.5pF, modify C143/C147/C150 from 4.7pF to 1.5pF, modify L15/L16/L17/L18/L19/L20 to 22ohm Bead, modify J69 PN from N58-24F0171-P02 to N58-24F0241-W06.(SIO1140515/SIO1143873)
Remove unnecessary ESD protection Diode.
PAGE 25/35: Modify D5/U66/U67/D12/D14 from I to NI.(SIO1151002)
Modify connector and slot PN to follow PCA plating define.
PAGE 10/11/12/13/27/31: Modify J41 to N11-1641481-L06, modify J42 to N11-0640371-L06, modify P185 to N11-0360231-L06, modify X0M1/X0M3 to N13-2401581-P02, modify X0M2/X0M4 to N13-2401571-P02., modify JV42 to N11-0360501-L06.(SIO1151036)
Modify 470uF cap to MSI common material.
Page 38/39/52/53: Modify EC8/EC9/EC47/EC50 from C93-4711031-N07 to C93-4711041-N07.(SIO1151096)
Modify front USB3.0 header PN.
Page 42: Modify P26 from N32-2101181-H06 to N32-2101211-H06.(SIO1151118)

2015/05/07
Fix BMI issue.
PAGE 30: Modify J69 PN from N58-24F0171-P02 to N58-24F0241-W06.(SIO1140515/SIO1143873)
Berlinetta/Maranello X4
2015/05/29
Modify PROCHOT# topology.
PAGE 4: Modify R11 from 75 ohm to 1k ohm, modify R18 from 100 ohm to 499 ohm.(SIO1141156)
Modify LAN_DISABLE# pull-up resiator to NI.
PAGE 14: Modify R507 from I to NI.(SIO1167214)
SIO15 COMP_IN3 control update
PAGE 24: Add R994,Q112.(SIO1163512)
Reserve 2 cap at VCCSA power plane.
PAGE 49: Add C714,C715.(SIO1170291)
2015/06/04
Modify circuit according Intel SR_Rev16.
PAGE 20: Add L9,C778,C779.(SIO1170296)
Modify EC11 to 5000 hr cap.
PAGE 44: Modify EC11 PN from C93-10116D1-N07 to C94-1011621-N07.(SIO1170297)
Modify PWM IC to version 2.1.
PAGE 46: Modify U46 PN from I32-958551C-I11 to I32-958552C-I11.(SIO1159108)
Add buffer at ESPI RESET signal..
PAGE 18/23: Add C780,C781,U96R173,R782.(SIO1170298)
PAGE 46: Modify C368 from 820 pf to 1500 pf for Vcore power quality.(SIO1170300)

Project	
Berlinetta	V
Maranello	V
Barchetta	

HP Restricted Secret

		HEWLETT PACKARD		HP RESTRICTED <small>THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE RELEASED OR DISCLOSED TO THE PUBLIC OR TO ANY OTHER PERSON OR ENTITY WITHOUT THE EXPRESS WRITTEN PERMISSION OF HP.</small>	
DRAWN BY		MICRO-STAR INT'L CO.,LTD			
Title		History			
Size	Custom	Document Number			Rev
		HP SCH P/N: 793306-000(MSI MS-7967)			X4
Date	Friday, June 05, 2015		Sheet	66	of 66