





# ZAAA Serials SkyLake-U SYSTEM BLOCK DIAGRAM





# Skylake ULT (DISPLAY, eDP)



eDP Panel  
For 4K




**PCH JTAG**  
JTAG\_TCK,JTAG\_TMS  
Trace Length < 9000mils




5/29 XDP\_TCK0 R558 Stuff

**CPU thermal trip**



Change Data and DQS to interleave.

## SKL\_ULT (DDR3L)



M\_A\_A[13:0] 12

+1.2VSUS 2.4,6,7,8,9,11,20,24,26,27,28,30,32,34,35,40  
5,12,13,35


R621 \*10K\_4

Q35 \*DTC144EU

For Sx ,stuff Q? in DDR\_VTT\_CTRL

DDR\_VTTT\_PG\_CTRL 35



## SKL\_ULT (DDR3L)




M\_A\_ALERT# R11043 0..4  
M\_B\_ALERT# R11044 0..4

RE: E connect to GND

## DRAM COMP




# SKL ULT (SIDEBOARD ) GPIO








## Skylake-U Strapping Table

Pin Name	Strap description	Sampled	Configuration	note
GPP_B14 (SPKR)	Top-Block Swap override	PCH_PWROK	<b>0 = 'Disable Top Swap (IPD 20K)</b> 1 = Enable Top Swap Mode	+3V R625 *1K_4 SPKR
GPP_B18 (GSP1_MOSI)	No reboot	PCH_PWROK	<b>0 = 'Disable No Reboot (IPD 20K)</b> 1 = Enable No Reboot Mode	+3V R619 *1K_4 GSP1_MOSI
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	<b>0 = 'Disable Intel ME Cryp to TLS(IPD 20K)</b> 1 = Enable Intel ME Cryp to TLS	+3V_S5 R160 *10K_4 SMBALERT# 7
GPP_B22 (GSP1_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	<b>0 = 'SPI (IPD 20K)</b> 1 = LPC	+3V R207 *1K_4 GSP1_MOSI
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	<b>0 = 'LPC is selected for EC (IPD 20K)</b> 1 = eSPI selected for EC	+3V_S5 R586 *1K_4 SML0ALERT# 7
SPI0_MOSI	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_MISO	Reserved	RSMRST#	(IPU 15 ~ 40K)	
GPP_B23 (SML1ALERT# / PCHHOT#)	Reserved	RSMRST#	(IPD 20K)	
SPI0_I02	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_I03	Reserved	RSMRST#	(IPU 15 ~ 40K)	
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	<b>0 = 'Enable security in the Flash Description (IPD 20K)</b> 1 = Disable Flash Descriptor Security (Override)	change location to near CPU to prevent impact HDA_SDO signal HDA_SDO_R R737 *1K_4 ME_WR# 30
GPP_E19 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	<b>0 = 'Port B is not detected (IPD 20K)</b> 1 = Port B is detected	
GPP_E21 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	<b>0 = 'Port C is not detected (IPD 20K)</b> 1 = Port C is detected	




+3V\_S5 2.3,6,7,8,9,11,20,24,26,27,28,30,32,34,35,40  
+3V 2.6,7,8,9,12,13,14,16,21,22,23,24,25,26,27,28,30,32,33,34,35,36,39,40,41








Quanta Computer Inc.  
PROJECT : 733


Skylake 9/10 (PEG/USB/CLK)








Pin Name	Strap description	Configuration	Note
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	1 = *Normal Operation; No stall (iPU 3K) 0 = Stall	
CFG[1]	Reserved Configuration lane		
CFG[2]	PCI Express* Static x16 Lane Numbering Reversal	1 = *Normal Operation(iPU 3K) 0 = Lan number reversed	H & S processor used only
CFG[3]	Reserved Configuration lane		
CFG[4]	eDP enable	1 = Disabled (iPU 3K) 0 = Enabled	
CFG[6:5]	PCI Express* Bifunction	00 = 1x8, 2x4 PCI Express* 01 = reserved 10 = 2x8 PCI Express* 11 = 1x16 PCI Express*	H & S processor used only
CFG[7]	PEG Training	1 = *PEG Train immediately follow RESET# de-assertion (IPU 3K) 0 = PEG wait for BIOS for training	H & S processor used only
CFG[19:8]	Reserved Configuration lane		



## **Skylake ULT (GND)**



Quanta Computer Inc.


PROJECT : ZAA


Size Document Number Rev  
**Skylake 10/17/18 (GND)** 1A




Date: Monday, March 28, 2016 Sheet 10 of 48

APS1 R289 \*0.6 APS3 R272 \*0.6 APS7


### Intel APS Fixture use










Place these Caps near So-Dimm0.  
uF/10uF 4pcs on each side of connector





VREF DQ1 M1 Solution












VDD/XVDD : 43A

+VGPU\_CORE

U3002F

EV SP@N16

[GPU VDD]




+VGPU\_CORE 40

U3002G

EV SP@N16

[GPU GND]



+VGPU\_CORE

D2

D31

D33

E10

E22

E25

GND\_104

GND\_105

GND\_106

GND\_107

E7

F28

GND\_109

GND\_110

G10

GND\_111

G13

GND\_112

G16

GND\_113

G19

GND\_114

G2

GND\_115

G22

GND\_116

G25

GND\_117

G28

GND\_118

G3

GND\_119

G30

GND\_120

G32

GND\_121

G33

GND\_122

G5

GND\_123

G7

GND\_124

K2

GND\_125

K28

GND\_126

K30

GND\_127

K32

GND\_128

K33

GND\_129

K5

GND\_130

K7

GND\_131

K13

GND\_132

M25

GND\_133

M17

GND\_134

M18

GND\_135

M20

GND\_136

M22

GND\_137

N12

GND\_138

N14

GND\_139

N16

GND\_140

N19

GND\_141

N2

GND\_142

N21

GND\_143

N23

GND\_144

N28

GND\_145

N30

GND\_146

N32

GND\_147

N33

GND\_148

N5

GND\_149

N7

GND\_150

P13

GND\_151

P15

GND\_152

P17

GND\_153

P18

GND\_154

P20

GND\_155

P22

GND\_156

R12

GND\_157

R14

GND\_158

R16

GND\_159

R19

GND\_160

R21

GND\_161

R23

GND\_162

T13

GND\_163

T15

GND\_164

T17

GND\_165

T18

GND\_166

T2

GND\_167

T20

GND\_168

T22

GND\_169

AG11

GND\_170

T28

GND\_171

T32

GND\_172

T5

GND\_173

T7

GND\_174

U12

GND\_175

U14

GND\_176

U16

GND\_177

U19

GND\_178

U21

GND\_179

U23

GND\_170

V12

GND\_181

V14

GND\_182

V16

GND\_183

V19

GND\_184

V21

GND\_185

V23

GND\_186

W13

GND\_187

W15

GND\_188

W17

GND\_189

W18

GND\_190

W20

GND\_191

W22

GND\_192

W28

GND\_193

Y12

GND\_194

Y14

GND\_195

Y16

GND\_196

Y19

GND\_197

Y21

GND\_198

Y23

GND\_199

AH11

GND\_200

C16

GND\_OPT\_1

W32

GND\_OPT\_2

C16

GND\_OPT\_1

W32

GND\_OPT\_2

# CHANNEL A: 1024MB GDDR5x32

VMA\_DQ[63..0] VMA\_DQ[63..0]  
VMB\_DQ[63..0] VMB\_DQ[63..0]

**Non-mirror, MF=0**

**Channel A**  
<0-31>

**DQA24-31**

**DQA16-23**

**DQA8-15**

**DQA0-7**

**Mirror, MF=1**

**Channel A**  
<32-63>

**DQA32-39**

**DQA40-47**

**DQA48-55**

**DQA56-63**

**Non-mirror, MF=0**

**Channel B**  
<0-31>

**DQB24-31**

**DQB16-23**

**DQB8-15**

**DQB0-7**

**Mirror, MF=1**

**Channel B**  
<32-63>

**DQB32-39**



**DQB40-47**

**DQB48-55**

**DQB56-63**

**KB OnlyA**

**KA OnlyB**



GDDR5 Node H Mapping	
<0-31>	<32-63> Memory
CMD0	CMD16 CS*
CMD1	CMD17 A3 BA3
CMD2	CMD18 A3 BA3
CMD3	CMD19 A4 BA2
CMD4	CMD20 A4 BA1
CMD5	CMD21 A5 BA1
CMD6	CMD22 A7 A8
CMD7	CMD23 A7 A11
CMD8	CMD24 A12 RPU
CMD9	CMD25 A12 RPU
CMD10	CMD26 A13 A10
CMD11	CMD27 A13 A9
CMD12	CMD28 A13 A8
CMD13	CMD29 RST*
CMD14	CMD30 CK*
CMD15	CMD31 CAS*

Quanta Computer Inc.

PROJECT : ZAA

Rev 1A

Document Number:

116x-66 (GDDR5x32)

Date: Monday, March 28, 2016


Sheet 19 of 48

# USB TYPE-C


USB2.0 ESD

Close to connector

Type C1 HSIO ESD






USB3 Re-Driver



A_EQ0	A_EQ1		A_DE0	A_DE1	
B_EQ0	B_EQ1		B_DE0	B_DE1	
0	0	9dB	0	0	-3.5dB
0	1	3dB	0	1	no de-emphasis
1	0	6dB	1	0	-7dB
1	1	7.5dB	1	1	-5dB

TST : Low = Normal LPFS swing / High = Turn down LPFS swing

Vendor suggest input cap 120u







Quanta P/NAMAZING P/NUSD 保固位置  
BC104308Z00AZ1043-08F.R7G0.08TX RX ( USB3.0 GEN1 5G )  
BC104508Z00AZ1045-08F.R7G0.08D+ D- SBU1 SBU2 CC1 CC2  
BC005725Z00AZ5725-01F.R7G0.009 PD 5V ( follow ZAA )



# DP TO VGA


*Close to CPU side of CAP.*




## VGA




CRT




# LCD CONNECTOR





LCD Power



Touch screen level shift I2C(reserve)




## Hall Sensor (HSR)



# HDMI


OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode




The PTN3366 supports four level equalization settings based on binary input pins EQ0 and EQ1.

Table 5. Equalizer settings

Inputs		Equalization for 3 Gbit/s
EQ1	EQ0	
short to GND	short to GND	0 dB
short to GND	short to $V_{DD}$	2 dB
short to $V_{DD}$	short to GND	4 dB
short to $V_{DD}$	short to $V_{DD}$	6 dB



HDMI connector




Quanta Computer Inc.  
PROJECT : ZAA


#### **LAN & Card reader Combo (LAN)**

	+3V	2,4,6,7,8,9,12,13,14,16,21,22,23,25,26,27,28,30,32,33,34,35,36,39,41
	+3VPCU	6,9,11,22,25,26,27,28,30,31,32,39,40,41
	+3V_S5	2,3,4,6,7,8,9,11,20,26,27,28,30,32,34,35,40



## Giga LAN (LAN)




## **Card Reader (CRD)**



## Leakage circuit (MPC)





## Transforme




Layout: All terminal signal should have mil trace

RJ45 Connecto








## ODD Power (SATA)

## Reserve IOAC Power No Stuff




**TPM NPCT650 (TPM)**

AT-000650E01 :NPCT650AAAwx

TPMM 1.2	AL009655K01
TPMM 2.0	AL000650K01

The diagram shows a connection from the **+3V3 TPM** pin to the **R744** component. The connection is highlighted with a blue line and a blue arrow pointing towards the **R744** component.


## SATA ODD Connector




POA(FPD) for Intel Base platform

SEL	OE#	Y+	Y-
X	H	Hi-Z	Hi-Z
L	L	M+	M-
H	L	D+	D-


Spec define: High Active  
but USBON# is Low Active






# NGFF\_M.2 WiFi & BT (NGF)




## PAD and HOLE






## TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)

TPD->100kHz, TS=400Khz  
 Intel design guide suggestion  
 MCP PIN 10u.  
 Per inch 3u TS=3x5inch  
 $400\text{kHz}\cdot10-100\mu\text{s} = 2.4\text{-}0.4\text{ k}$ .  
 100kHz 10-100u=9k-1k




## CPU FAN (THM)

Prevent ESD/EO  
Layout near  
device




## **POWER LED(UIF)**

**Blue 47 ohm CS04702FB16 -> 2/16 Rev D.  
Amber 124 ohm CS11242FB10 -> 2/16 Rev D.**



## USB Charger to 3.0 (UBC)



	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X



RILIM\_LO is optional and the ILIM\_SEL pin may be left unconnected if the following conditions are met:

1. ILIM\_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used
- If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM\_LO = 30-6 mA.




The following equation programs the typical current limit:



$$(1) \quad \text{IOS}_{\text{typ}}(\text{mA}) = 50,250 / \{\text{RILIM}_X(\text{k}\Omega) + 0.1\}$$

## USB 3.0 Connector (UB3)







## USB2.0 DB (UB2)





## Double Check ADP-In Type






+1V\_S5  
1.0 Volt +/- 5%  
TDC : 6.82A  
PEAK : 9.1A  
Width : 280mil

$$V_{FB} = 0.8 \cdot (R_1 + R_2) / R_2 = 1V$$

VFB=0.8V




ZRW Rev F Add

TDC : 0.18A  
PEAK : 0.24A  
Width : 20mil

ZRW Rev F Add

TDC : 2.36A  
PEAK : 3.14A  
Width : 100mil




ZRW Rev F Add

TDC : 0.18A  
PEAK : 0.24A  
Width : 20mil

ZRW Rev F Add

TDC : 2.36A  
PEAK : 3.14A  
Width : 100mil


# +VCCOPC Power only for 2+3e CPU



Mode	VR Rail
0 ohm	VCCIO
Floating	PRIMCORE
<b>100K</b>	<b>EDRAM/EOPIO</b>
150K	Other

	LP#	C1	C0	Vo
<b>VCCEDRAM</b>				
0	X	X	X	0V
1	0	0	0	0.8V(MSM)
1	0	1	0	0.95V
1	1	0	0	1.0V
1	1	1	1	1.05V

2,4,6,7,8,9,12,13,14,16,21,22,23,24,25,26,27,28,30,32,33,35,36,39,40,41  
 5  
 +VCCOPC  
 VIN  
 +3V  
 +3V\_S5



VID	Ref. Voltage
High	0.675V
Low	0.75V

```


OCP=9A
L_ripple current
=(19-1.2)*1.2/(1u*500k*19)
=2.248A
Vtrip=9-(2.248/2)*14.5mohm
=114.202mV
BLimit=114.202mV/5uA*10=228.4Kohm

```


**DDR=1.2V  
PR255=7.87K/F\_4  
PR240=10K/F\_4**

	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


## +2.5VSUS Power Rail For DDR4




10/26 Reserve +2.5V for DDR4 VDDSPD




TDC : 0.16A  
PEAK : 0.21A  
Width : 20mil




## VCORE




## VCCGT



VCCGT = 1 phase for U22 ,不上件  
VCCGT = 2 phase for U23e ,上件




# VCCSA



**VCCSA**

Icc TDC PL2 : 5A  
Icc Max : 5A  
OCP : 6A  
Fsw : 800KHz  
**VCCSA L/L :**  
R\_DC\_LL : 10.3mV/A  
R\_AC\_LL : 10.3mV/A

5,36  
22,25,26,31,32,33,34,35,36,37,39,40,41  
29,32,35,36,37,40  
+VCCSA  
VIN  
+5V\_S5





ZAAA 6L power solution table

940 (23W) : PR268 CS31242FB13	12.4K/F_4	9500
940 (23W) : PR270 CS26812FB13	6.81K/F_4	9500
940 (23W) : PQ41 Unstuff		9500
940 (23W) : PQ42 Unstuff		9500
940 (23W) : PQ30 Unstuff		9500
940 (23W) : PQ34 Unstuff		9500

0W) : PR268 CS31002FB26 10K/F\_4  
0W) : PR270 CS25362FB15 5.36K/F\_4  
0W) : PQ41 BAM64140000 AON6414AL  
0W) : PQ42 BAM75200000 AON6752  
0W) : PQ30 BAM64140000 AON6414AL  
0W) : PQ34 BAM67520000 AON6752

## Double Check OCP SETTING



Component	Value	Config B
R1		20K
R2		20K
R3		2K
R4		18K
R5		0-ohm
C		2.7nF

N16S-GT(23W/GDDR5)  
OpenVR Config:B  
+VGPU\_CORE  
Countinue current:26.  
Peak current:53A  
OCP:72A  
FSW:300KHz  
L/I=0mV/A


**N16E-GR(GDDR5)  
OpenVR Config:B**

---


+VGPU\_CORE  
Countinue current:62A  
Peak current:119A  
OCP:144A  
FSW:300KHz  
L/L=0mV/A

14,15,16 +1.05V\_GFX  
14,16,17,30 +3V\_GFX  
15,19 +1.35V\_GFX

### Check PU High with HW side




+1.05V\_GFX  
TDC : 1.84A  
PEAK : 2.45A  
Width : 100mil





+3V\_GFX  
TDC : 0.23A  
PEAK : 0.31A  
Width : 20mil

### +1.35V\_GFX for GDDR5





+1.35V\_GFX  
1.35 Volt +/- 5%  
TDC : 7.74A  
PEAK : 10.32A  
Width : 320mil

## VGA power up sequence







N15x Power on sequence  
Notes: -All 3.3V includes all rails powered at 3.3V  
-PEX\_VDD 1.05V includes all rails that are shared

## VGA Reset





# Battery Mode

## Non Deep Sx




# Skylake U Non-Deep Sx Platform Power on sequence





Skylake U



R9 VGA\_MBCLK  
W2 VGA\_MBDATA

W3 SMB\_ME1\_CLK  
V3 SMB\_ME1\_DAT

115 2ND\_MBCLK  
116 2ND\_MBDATA

EC  
IT8987CX

110 MBCLK  
111 MBDATA

+3VPCU  
4.7K  
4.7K

CHARGER

+3V\_MAIN  
2N7002DW  
Level shift

+3V\_GFX  
2.2K  
2.2K

VGA

Stage	Date	CHANGE LIST
A	11/25	1. FIRST RELEASED
B	12/11	<ol style="list-style-type: none"> <li>Update DFDS15FR421, DFFC28FR026, DFFC08FR055, DFFC04FR127 to new footprint.</li> <li>Remove IOAC@ part and change BOARD_ID3 to low. (page 8.)</li> <li>Change FAN connector CN8 to 3-pin, and add relevant circuits. (page 28.)</li> <li>For FAN function change, swap U45 pin-81 with pin-32. (page 30.)</li> <li>Reserve G-sensor circuit. (page 28.)</li> <li>Internal speaker signal short pad R419, R414, R406 &amp; R404 change to 0603 0 ohm. (page 25.)</li> <li>Remove extra hall-sensor circuit on 17'. (page 22.)</li> <li>Modify touchpad INT circuit by using R164. (page 4.)</li> <li>Add EC52 TVS diode. (page 30.)</li> <li>Dual DMIC LR pin change to pull-high. (page 25.)</li> <li>Change R4314 &amp; R4306 of value for KA/KB (page 17.)</li> <li>Change R247 value from 0 to 2.2 Ohm (CS-2204FA00) (page 24.)</li> <li>Change R251, R262, R269, R11265 footprint from 0603 to 0805 (page 24.)</li> <li>Reserve R11282 for battery. (page 30.)</li> <li>Change CN23 H=5.0 part number (page 28.)</li> <li>R512 Change to 1% tolerance part number (page 6.)</li> </ol>
	12/14	<ol style="list-style-type: none"> <li>Update CN6, CN8, CN18 part number and foot print (page 25.)</li> <li>Change U1006 part number to AL000103006 (page 26.)</li> <li>Q6060 change to stuff (page 6.)</li> <li>R628, R512, R630, R651, R4006 Change to 1% tolerance part number.</li> </ol>
	12/15	<ol style="list-style-type: none"> <li>Update HOLE1, HOLE2 foot print to new Rev (page 27.)</li> <li>Add HOLE25, PAD14 foot print (page 27.)</li> <li>Change CN13, CN16 foot print to new Rev (page 23.)</li> <li>Change cap CP to normal cap for keyboard (page 22.)</li> <li>Reserve POA(FPD) circuit (page 26.)</li> </ol>
	12/20	<ol style="list-style-type: none"> <li>Change PJ3 foot print to 50320-0040n-001-4p-1-smt for SMT issue (page 31.)</li> <li>Change CPU 0201 Cap to 0402 besides C245, C196, C269, C285, C235 (page 5.)</li> <li>Change SW4 foot print and part number for B-stage, and swap the pin (page 30.)</li> <li>Modify some SPAD and HOLE (page 27.)</li> <li>Change CN6 foot print to 50591-00401-001-4p-1 (page 28.)</li> <li>Modify U22 Block GND pin 18-22 (page 29.)</li> <li>Modify CN12, JDIM1, JDIM2, CN23, SW1, SW2 foot print to newer.</li> </ol>
	12/21	<ol style="list-style-type: none"> <li>Change CN2021 foot print to ub31-dx07b024xj1ar1000-24p (page 20.)</li> <li>Change CN10 foot print to ngff-nase0-s6701-ts48-ke-smt (page 27.)</li> <li>Add R11284 reserve DMIC power supply (page 25.)</li> <li>Change C739 to 22pF and stuff for bit clock issue (page 4.)</li> </ol>
	12/22	1. Change C1255, C1257, C1265, C1270, C1327, C4728 to 10uF cap for cost down (page 12, page 13.)
	12/23	<ol style="list-style-type: none"> <li>Modify R211, R152 to +3V S5 for +3V leakage issue (page 8, page2.)</li> <li>Modify R577 to reserved (NC), because no used (page 2.)</li> <li>Add C4817, C4818, C4819, C4820 for EMI issue (page 20.)</li> <li>Change CN2021 foot print to ub31-dx07b024xj1ar1000-24p-smt (page 20.)</li> <li>Change CN13, C16 foot print to ub3-yusb0021-p001a-9p-smt (page 29.)</li> <li>Stuff R786, R568, R570, and unstuff U33, C628 (page 2, page 6.)</li> <li>Swap PJ3 (page 31.)</li> </ol>
	12/24	<ol style="list-style-type: none"> <li>Change CN4 foot print to sdcard-psdata4-11glbslnn4h4-1lp (page 24.)</li> <li>Change R11267, R11270 to short pad, and change R11268, R11271 form 33 ohm to 47 ohm (page 22.)</li> <li>Unstuff C319, C333, C336, C716, C718 (page 22.)</li> <li>Reserve R11285, R11286 pull up to +3V, and R11287 pull down to GND for CRT issue (page 21.)</li> <li>Stuff R11286 for CRT issue (page 21.)</li> <li>Remove all type-C re-driver short resistor and capacitor (page 20.)</li> </ol>
	12/25	1. Change HOLE16 foot print to H-TC217BC197D126P2 (page 24.)
	12/29	<ol style="list-style-type: none"> <li>Modify the power solution between GT2 and GT3e, see the table (page 36.)</li> <li>Change the power value, PC10 to 1uF CH5101K9B01 (page 36.)</li> <li>Change the power value, PC20 to 0.022uF CH3224K1B01 (page 36.)</li> <li>Change the power value, PC28 to 560pF CH1566K1B09 (page 36.)</li> <li>Change the power value, PC39 to 0.015uF CH3154K1B00 (page 36.)</li> <li>Change the power value, PR220 to 475 ohm CS14752FB11 (page 36.)</li> <li>Modify BOARD_ID7, GPU GT, KB, GTR PU 10K ohm, KA PD 10K. (page 8.)</li> <li>Change the RTC clock crystal Y2 part number to BG3327680C6 (page 6.)</li> <li>Change Q115, Q129 part number to BAM70020076 (page 19.)</li> <li>Modify R11283 to +3V fixed the SSD issue (page 27.)</li> <li>Change the HOLE16 NUT part number to MBZAA002010 (page 27.)</li> </ol>
B2	1/7	<ol style="list-style-type: none"> <li>Remove R11274 and mount R11277 for change equalizer setting from 6dB to 4dB (page. 23)</li> <li>Change 15" and 17" keyboard part number to DFFC28FR030 (page 28.)</li> </ol>
	1/18	<ol style="list-style-type: none"> <li>Update the System Block Diagram (page 1.)</li> <li>Update the part number option same as B-SMT BOM.</li> </ol>
	1/19	<ol style="list-style-type: none"> <li>Power team remove JUMP and change 0 ohm to shortpad (page 31~41.)</li> <li>Modify some description, value and part number have blank.</li> </ol>
	1/20	<ol style="list-style-type: none"> <li>Change C144,C150,C190,C199,C248,C645,C650,C659,C666,C690,C696,C697,C702 to 22uF, part number : CH6221M9A00 (page 5.)</li> <li>Change C171,C178,C203,C219,C224,C226,C233,C236,C243,C251,C255,C272,C273,C282,C289,C691,C692,C693,C694,C703,C704, C705,C706,C707,C202,C210 to 10uF, part number : CH6101M9905 (page 5.)</li> </ol>
	1/21	1. Change D2,D3,D4,D5,D4013,D4014,EC51,EC52 main source part number from BC040201Z00 to BC005725Z00.



Quanta Computer Inc.  
PROJECT : ZAA

DOC NO.

Rev:

1A

Page:

47

of

48

Date:

Monday, March 28, 2016

Printed:

47

of

48

Page:

1

of

1

Page:

1

Stage	Date	CHANGE LIST
C	1/22	1. Reserve R11288, R11289, R11290, R11291 0ohm for POA NC function (page 26.) 2. Change Q115, Q129 main source to BAM70020002 3. Change Q5, Q4201 main source to BA039040020. 4. Change D7, D4000 main source to BCBAT54CZ01. 5. Change Q3, Q32, Q4301 main source to BAM70020047.
	1/26	1. Change CN5 part number to DFHS40FS036 (page 22.) 2. Change CN4 part number to DFHS11FR170 (page 4.) 3. Modify POA circuit for C-stage test (page 26.)
	1/27	1. Change the TPS25810RVC pu-high power from +5V_S5_V2 to +3V_S5 (page 20.) 2. Reserve R11193 For Type-C detect issue (page 20.) 3. Change 0 Ohm to short pad R11,R14,R15,R28,R66,R67,R11129,R102,R194,R224,R229,R235,R790,R791,R792,R11111,R11112,R11113,R11140,R112,R135,R179,R180,R182,R185,R187,R188,R192,R193,R198,R240,R252,R11131,R164,R246,R339,R350,R11185,R11186,R550,R657,R718,R721,R782,R11153,R11283,R795,R796,R797,R816,R817,R818,R819,R820,R821,R11196,R11199,R11202,R11207,R11279,R11280,R11281,R948,R951,R956,R958,R959,R960,R11061,R11062,R11110,R11133,R11134,R11136,R11137,R11138,R11139,R11141,R11253,R11254,R11255,R11256,R11267,R11270,R4328,R4335,R2855,R2870,R318,R221,R403,R405,R742,R743,R725,R745,L19,R2872. 4. Add TYPE@ part at Type-C power function (page 32.) 5. Add BL@ part at keyboard back-light (page 28.) 6. Reserve 15" 17" Dual DMIC circuit part (page 25.) 7. Reserve C4821 for NAC function (page 24.)
	1/28	1. Add EV@ part at HOLE8, HOLE9 (page 27.)
	1/29	1. Stuff PR233, PR234 for GT3e power function (page 37.) 2. Add D22@, D10@ part at CPU power side (page 5.) 3. Change PR209, PR210 from short pad to 10 ohm (page 31.)
	2/2	1. Modify POA circuit for C-stage test (page 26.) 2. Remove HOLE25 because not used (page 25.) 3. Change HOLE13, HOLE14, HOLE15 foot print to H-C256D161P2 (page 25.)
	2/3	1. Modify POA circuit for C-stage test (page 26.) 2. Change PC115 from CH5104K9906 to CH41006K911 for FAE suggest (page 31.) 3. Stuff PC138 for FAE suggest (page 37.)
	2/4	1. Update C-test BOM.
	2/16	1. Change PRG121 from CS31002FB26 to CS29312FB13 (page 32.) 2. Add C376 distinguish ZAA/ZAAA 15" serial and ZYJ/ZYI 17" serial (page 25.) 3. Change LED current limiting resistor blue and orange to 47 ohm and 124 ohm (page 28.)
	2/17	1. Change PU6010 from AL006575002 to AL051225003 for 3/5V IC noise issue (page 32.)
RAMP	2/22	1. Stuff PC6229, PC6212 for 3/5 voltage IC noise and charging issue (page 32, 37.) 2. Change PR183, PR184, PR209, PR210 to shortpad for 3/5 voltage IC noise and charging issue (page 31.) 3. Modify RP1 circuit (page 28.)
	3/3	1. Unstuff R694, R699 (page 27.) 2. Change 0 Ohm to shortpad R3, R4 R365, R640, R653, R659, R668, R11191, R11192, R16, R212, R404, R406, R414, R419, R752, R789, R237, R672. 3. Remove RP2, RP3, RP4, RP5, L69 for SMT colay issue. (page 20.)
	3/9	1. Change 0 Ohm to shortpad R11284, R2870, R2872, R11298, PR6296, R4329, R4336, PR112. 2. Change PR201, PR202 and PR211 to 1.5k, 97.6k and 267 ohm for GT2 and GT3 (page 36.) 3. Add PC6232, PC6233 at 3/5 V Vin (page 32.) 4. Change PL6013 from 1uH_7X7X3 to 2.2uH_7X7X3 (page 32.)
	3/10	1. Change C714 and C724 value from 10p to 1000p for projector issue (page 22.) 2. Remove SW2 for RAMP-stage (page 30.) 3. Change PU10, PU11, PU20 footprint to son14-3x2-4-15p-smt (page 32.)
	3/15	1. Change RTC crystal circuit C351 and C362 value from 6.8p to 15p for EA issue (page 22.) 2. Modify GPU power solution for cost down (page 40.)
	3/25	1. Change R237 shortpad to 0 ohm for next PCB rev. F (page 27.) 2. Reserve POA function (page 26.)

 Quanta Computer Inc.	PROJECT : ZAA	DOC NO.	PROJECT MODEL:	ZWA	APPROVED BY:	DATE:
Document Number	Change list		PART NUMBER:	DRAWING BY:	REVISION:	
Rev	1A					
Date	Monday, March 26, 2018	Sheet	48	of	48	