


# ZHVA Virgo\_GL UMA(11.6")

## Intel Gemini Lake Platform Block Diagram



Vinafix


[10] M\_A\_DQ[63:0]

[11] M\_B\_DQ[63:0]




## DRAMST-MEMORY DOWN

Trace length < 4500 mils, 50 ohm impedance  
Trace spacing = 15 mils




## MEMORY DOWN

Trace length < 4500 mils, 50 ohm impedance  
Trace spacing = 15 mils



## MEMORY DOWN





1 = Override


1.8V\_S5

R488  
4k88  
2.2K\_5%\_4


SOC\_OVRID


Q34  
2N7002K

[13] ME\_WRT



«MMC_ID2	«MMC_ID1	«MMC_ID0	Vendor
0	0	0	Samsung 32/64GB
0	0	1	Hynix 32/64GB
0	1	0	Kingston 32/64GB
0	1	1	Sandisk 32G/64G/128GB
1	1	1	Toshiba 32GB



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZHVA</b>		
Size	Document Number	Rev
	<b>GLK (GPIO/LPC/I2C/HDA)</b>	<b>1A</b>

[13] CLR\_CMOS

Q11

Q16


PMZ370UNE

PMZ370UNE


RTC\_TEST#

RTC\_RST#

Gemini (POWER)







Vinafix

13 OF 13





Quanta Computer Inc.

PROJECT : ZHVA

Size	Document Number	Rev
	GLK (GND)	1A
Date:	Thursday, August 09, 2018	Sheet 8 of 34




Note: If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.



Note: The default for A0 will be eSPI due to a bug on LPC.

Hardware Strap	Strap Description	Value
GPIO_174	VDD2 1.24V vs. 1.20V select 0 = 1.2V(default) 1 = 1.24V	1
GPIO_61	Enable CSE(TXE3.0) ROM Bypass 0 = Disable Bypass 1 = Enable Bypass	0
GPIO_27	Allow eMMC as a boot source 0 = Disable 1 = Enable	0
GPIO_28	Allow SPI as a boot source 0 = Disable 1 = Enable	1
GPIO_65	Force DNX FW Load 0 = Do not force 1 = Force	0
GPIO_163	SMBus 1.8V/3.3V mode select 0=buffers set to 3.3V 1=buffers set to 1.8V	0
AZ_CODEC_SDINO	PMU 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
GPIO_66	LPC No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_83	LPC 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
		0
GPIO_172	SMBus No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_42	Top swap override 0 = Disable 1 = Enable	0
GPIO_175	eSPI vs. LPC 0 = LPC mode (default) 1 = eSPI mode	0
CNVI_BRI_DT	eSPI Flash Sharing Mode: 0 = master attached flash sharing (MAFS; default) 1 = slave attached flash sharing (SAFS)	0
GPIO_84	Allow SPI as a boot source 0 = Enable (default) 1 = Disable	0

[3,4,5,6,7,12,15,21,22,23,27,29] +1.8V\_S5



Place these Caps near Channel A


1uF/10uF 4pcs on each side of connector

DB1 Option for 16Gb16 die


Close DDR ball

Memory 8G & Memory 16G TABLE

	Memory 8G	Memory 16G
R278	0Ω CS00002B38	240Ω CS12402FB03
R279	0Ω CS00002B38	240Ω CS12402FB03
R280	0Ω CS00002B38	240Ω CS12402FB03
R281	0Ω CS00002B38	240Ω CS12402FB03
R282	UNINSTAL	INSTAL
R283	UNINSTAL	INSTAL
R284	UNINSTAL	INSTAL
R285	UNINSTAL	INSTAL
R290	UNINSTAL	UNINSTAL
R291	INSTAL	UNINSTAL
R292	INSTAL	UNINSTAL
R293	INSTAL	UNINSTAL



VREF DQ1 M1 Solution



DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel

DB1 Intel



DB1 Intel

BYTE4\_32-39  
BYTE7\_56-63


BYTE6\_48-55  
BYTE5\_40-47

BYTE3\_24-31  
BYTE0\_0-7




BYTEL\_8-15  
BYTE2\_16-23



Memory 8G & Memory 16G TABLE			
	Memory 8G		Memory 16G
R278	0Q CS00002JB38	240Q	CS12402FB03
R279	0Q CS00002JB38	240Q	CS12402FB03
R280	0Q CS00002JB38	240Q	CS12402FB03
R281	0Q CS00002JB38	240Q	CS12402FB03
R282	UNINSTAL	INSTAL	
R283	UNINSTAL	INSTAL	
R284	UNINSTAL	INSTAL	
R285	UNINSTAL	INSTAL	
R290	INSTAL	UNINSTAL	
R291	INSTAL	UNINSTAL	
R292	INSTAL	UNINSTAL	
R293	INSTAL	UNINSTAL	




Place these Caps near Channel B  
1uF 10uF 4pcs on each side of connector




## SERIRQ


SERIRQ is 1.8V\_S5 at EC side but  
3V\_S5 at CPU/TPM side



PMU Set to 3.3V




+3V\_S5 [3,6,7,13,15,22,24,26,29]  
+3V [4,5,13,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30]  
+1.8V\_S5 [3,4,5,6,7,8,15,21,22,23,27,29]







10/30 Add WLAN WAKE follow Intel

11/02 modify

## G Sensor INT









check it if need pull up







**EDP Conn.**

**DMI Conn.**

## HDMI SMBus Isolation







Intel Request Rds\_ON <3.5ohm





### HDMI-Level shift (HDM)

**Close to HDMI connector**




Change footprint to hdmi-80103-1121-19p-ldv-smt  
Change PN to 2nd DFHS19FR072 due to DFHS19FR079 SDA test fail




For ESD      Layout note: Place close to HDMI Conn

# TOUCHPAD BOARD CONN (TPD) I2C/PS2 co-lay




Confidential

## KEYBOARD (KBC)






CPU Thermal sensor(THS) / MB Local  
TEMP (THM)




LED(UIF)



16

Del option Power SW

Lid



GMR(option)


Del option GMR




Quanta Computer Inc.  
PROJECT ZHVA

Size	Document Number	Rev
	Thm/Lid/LED	1A
Date:	Thursday, August 09, 2018	Sheet 16 of 34


SATA HDD Conn




SATA HDD



eMMC








## Grounding circuit(ADO)

If IC pin20 connect to always power,  
Grounding circuit can be remove

19


## Mute(ADO)




### Power (ADO)

For A-MIC LDO


### HEADPHONE/MIC/LINE combo (ADO)



### Codec PWR 5V(ADO)




### Codec PWR 1.5V(ADO)




## Internal Speaker

40mil for each signal





## A-Mic


## Level shift




## G-sensor




## Sensor hub




WLAN




TPM (TPM)












## Double Check BATT Connector with ME

 <b>Quanta Computer Inc.</b> <b>PROJECT : ZHVA</b>		Rev 1A
Size	Document Number <b>Charger (BQ24780S)</b>	
Date:	Thursday, August 09, 2018	Sheet 23 of 34







$$V_o = 0.8 \cdot (R_1 + R_2) / R_2 = 1.0536V$$

[illegible][illegible]

SVID\_CLK : UP:160 ohm Series:95 ohm  
 SVID\_ALERT : UP:68 ohm Series:220 ohm  
 SVID\_DATA : UP:240 ohm Series:20 ohm



Check SVID PU UP R/Series R with HW



Total 20pcs 22u\_0603 (with HW)

### +VCCGI

Icc Max : 25A  
 Icc TDC : 18A  
 Vboot : 0V  
 OCP : 35A  
 Fsw : 550KHZ

### VCCGI L/L :

R\_DC\_LL : 6mV/A  
 R\_AC\_LL : 6mV/A

Vset1	1425mV
Delta Vset1	901mV
Vset2	675mV
Delta Vset2	49.8mV
Vset3	974mV
Delta Vset3	950mV
VTsen	448mV




Quanta Computer Inc.

PROJECT : ZHVA

Size Document Number  
**+VCC\_VCCGI (RT3601EAGQW)**  
 Date: Thursday, August 09, 2018 Sheet 27 of 34 Rev 1A


SVID\_CLK : UP:160 ohm Series:95 ohm  
 SVID\_ALERT : UP:68 ohm Series:220 ohm  
 SVID\_DATA : UP:240 ohm Series:20 ohm



Check SVID PU UP R/Series R with HW

+VIN [14,23,24,25,26,27,30]  
 +VNN [7]  
 +5V\_S5 [6,18,24,26,27]  
 +1.05V [6,7,25,27]  
 +3V [4,5,12,13,14,16,17,18,19,20,21,22,24,25,26,27,29,30]

Check  
 EN  
 Sequence  
 with  
 HW



Vset1	124.9mV
Delta Vset1	899mV
Vset2	373.4mV
Delta Vset2	1.14V
Vset3	176mV
Delta Vset3	950mV
VTsen	548mV


#### +VNN

Icc Max : 5.6A  
 Icc TDC : N/A  
 Vboot : 1.05V  
 OCP : 10A  
 Fsw : 600KHZ



Quanta Computer Inc.  
 PROJECT : ZHVA

Size Document Number  
 +VNN (RT3601EAGQW)  
 Date: Thursday, August 09, 2018 Sheet 28 of 34 Rev 1A







[24]	VL
[14,23,24,25,26,27,28]	+VIN
[4,5,12,13,14,16,17,18,19,20,21,22,24,25,26,27,28,29]	+3V
[14,17,19,24]	+5V
[3,4,14,17,20,22,29]	+1.8V
[26]	+2.5V

## Thermal Protection

- (1) Need fine tune for thermal protect point
- (2) Note placement position  
TEMP=80C




+5V PU High R= 220 ohm for Bo-Bo sound issue.




Quanta Computer Inc.

PROJECT : ZHVA

Size	Document Number	Rev
	Thermal / Discharge	1A
Date:	Thursday, August 09, 2018	Sheet 30 of 34





Power plane	Description	S0	S3	S5
+VIN	Adaptor power supply	ON	ON	ON
+VCC_VCCGI	Variable voltage supply to CPU and Graphics Core and ISP logic	ON	OFF	OFF
+VNN	Variable voltage supply to other (non core) logic	ON	OFF	OFF
+1.05V	Fixed voltage rail for SRAM,I/O,internal Logic	ON	OFF	OFF
+1.24V_S5	Fixed voltage rail for SoC L2/ Audio & ISH I/O Logic and PLLs MPHY Logic/ USB2-I/O/MIPI I/Os	ON	ON	ON
+1.8V_S5	Fixed voltage rail for all GPIOs	ON	ON	ON
+1.35VSUS	Fixed voltage rail for DDR3L IO	ON	ON	OFF
+3V_RTC	Fixed Voltage rail for RTC (Real Time Clock)	ON	ON	ON
+1.8V	1.8V S0 power rail	ON	OFF	OFF
+1.5V	1.5V S0 power rail	ON	OFF	OFF
+5VPCU	5V always on power rail	ON	ON	ON
+5V_S5	5V S5 power rail	ON	ON	ON
+5V	5V S0 power rail	ON	OFF	OFF
+3VPCU	3V always on power rail	ON	ON	ON
+3V_S5	3V S5 power rail	ON	ON	ON
+3V	3V S0 power rail	ON	OFF	OFF