


# ZHVA Virgo\_GL UMA(11.6" )

## Intel Gemini Lake Platform Block Diagram




Vinafix

## GLK ULT (DDR4)



[7] +1.2VSUS\_Q





## DRAMRST-MEMORY DOWN


Trace length < 4500 mils, 50 ohm impedance  
Trace spacing = 15 milsTrace length < 4500 mils, 50 ohm impedance  
Trace spacing = 15 mils

Gemini lake (SATA , ODD, CLK ,USB,PCIE)





emini lake (EMMC/LPC/I2C/GPIO/HDA)




The diagram illustrates the SPI interface connection between the **GD25LB64C3IGR** (QFN-44) and the **U2B** chip (TSSOP-16). The connections are as follows:


- SPI\_CSB#**: Connected to pin 1 of U2B.
- SPI\_MOSI**: Connected to pin 13 of U2B.
- SPI\_MISO**: Connected to pin 12 of U2B.
- SPI\_SCLK**: Connected to pin 11 of U2B.
- SPI\_CS#**: Connected to pin 10 of U2B.
- SPI\_IO0**: Connected to pin 9 of U2B.
- SPI\_IO1**: Connected to pin 8 of U2B.
- R552**: A resistor connected between the SPI\_CSB# line and ground.
- R569**: A resistor connected between the SPI\_SCLK line and ground.
- U2B**: The central chip, with its pins numbered 1 through 16.
- VCC**: Power supply connected to pin 7 of U2B.
- IO2**: A logic level converter component with pins 1 through 8.
- VSS**: Ground connection.
- GD25LB64C3IGR**: The memory chip at the bottom, with its pins numbered 1 through 44.

**Notes:**


- Series resistance 33R is recommended.
- signals as per PDG Table 27-2

## Gemini lake (PMU/PMIC/RTC)






## GLK ULT (GND)



Vinafix


13 OF 13






## HARDWARE STRAPS





Note: If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.

Hardware Strap	Strap Description	Value
GPIO_174	VDD2 1.24V vs.1.20V select 0 = 1.2V(default) 1 = 1.24V	1
GPIO_61	Enable CSE(TXE3.0) ROM Bypass 0 = Disable bypass 1 = Enable Bypass	0
GPIO_27	Allow eMMC as a boot source 0 = Disable 1 = Enable	0
GPIO_28	Allow SPI as a boot source 0 = Disable 1 = Enable	1
GPIO_65	Force DNX FW Load 0 = Do not force 1 = Force	0
GPIO_163	SMBus 1.8V/3.3V mode select 0=buffers set to 3.3V 1=buffers set to 1.8V	0
AZ_CODEC_SDIN0	PIN 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
LPC_66	LPC No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_83	LPC 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
		0
GPIO_172	SMBus No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_42	Top swap override 0 = Disable 1 = Enable	0
GPIO_175	eSPI vs. LPC 0 = LPC mode (default) 1 = eSPI mode	0
CNVI_BRI_DT	eSPI Flash Sharing Mode: 0 = master attached flash sharing (MAFS) default 1 = slave attached flash sharing (SAFS)	0
GPIO_84	Allow SPI as a boot source 0 = Enable (default) 1 = Disable	0







SERIRQ  
SERIRQ is 1.8V\_S5 at EC side but  
3V\_S5 at CPU/TPM side



+3V\_S5 [3,6,7,13,15,22,24,26,29]  
+3V\_S5 [4,5,13,15,16,17,18,19,20,21,22,24,25,26,27,28,29,30]  
+1.8V\_S5 [5,4,5,6,7,9,15,21,22,23,27,29]



### G Sensor INT





HOLE13 \*O-ZHV-10 HOLE14 \*O-ZHV-10 HOLE10 \*HTC278C154BC315D134P2

HOLE12 \*O-ZHV-20 HOLE7 \*spad-ZHV-30 HOLE5 \*htc278ic134bc266d134p2



HOLE4 \*H-0159x114D159X114N HOLE8 \*h-0138x118d138x118n HOLE3 \*h-0130x118d130x118n

HOLE15 \*O-ZHV-15 HOLE9 \*SPAD-C315 HOLE8 \*SPAD-C315 HOLE16 \*SPAD-ZHV-17

HOLE1 \*H-TBC1971130D110P2 HOLE2 \*H-TBC3151130D110P2 HOLE11 \*SPAD-RE260X774NP



*EDP Conn.*



#### **HDMI Conn.**


## HDMI SMBus Isolation








Intel Request Rds ON <3.5ohm

## HDMI-Level shift (HDM)


**Close to HDMI connector**



EMI (EMC)



## **TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)**



[5] PCH\_TPD\_INT#

Q25 2N7002K

R340 10K\_5%-4

R336 10K\_5%-4

Q23 2N7002K


TP\_INT#\_R

use for Acer request to change design.

check the ESD

**Confidential**

## KEYBOARD (KBC)




---

Quanta Computer Inc


PROJECT • ZHUA

PROJECT : ZHVA  
 Size Document Number Rev  
**KB/TP** 1A  
 Date: Thursday, August 09, 2018 Sheet 15 of 34

## CPU Thermal sensor(THS) / MB Local TEMP (THM)




## LED(UIF)



**Del option Power SW**

Lid




GMR(option)



**Del option GMR**

## SATA HDD Conn

# eMMC


17




**USB 3.0 Connector****USB 2.0 X 1**

Close to CN6

7/16 rreserve 0 ohm for ESD data pin issue.

**D/B Port  
USB 2.0**

## Codec(ADO)




## Grounding circuit(ADO)

If IC pin20 connect to always power,  
Grounding circuit can be remove

## Mute(ADO)


## Power (ADO)

For A-MIC LDO




## **HEADPHONE/MIC/LINE combo (ADO)**


Layout note:  
1.SLEEVE/Ring2 trace width at least 40mils  
2.HP/Line trace width at least 10mils  
3.At least 10mils are required between L/R.



## Codec PWR 5V(ADO)




## Codec PWR 1.5V(ADO)








## **Internal Speaker**

40mil for each signal


# A-Mic



**G-sensor****Sensor hub**





## TPM (TPM)





## NOTE:


- Place 0.1 uF capacitors as close as possible to the device power pins.
- VHIO can be either +3.3V or +1.8V.
- It is recommended to connect VHIO to V\_RUN.
- VALW can be either +3.3V or +1.8V.
- VALW power rail should be powered whenever the system is powered by any power source.
- For details regarding the TPM power sequence, see the NPCT75x Datasheet and Board Design Guidelines.














**Rds(on)=14.5mohm**


	S3	S5	VDDQ	VTTREF	VTT
(on/off)	1	1	ON	ON	ON
	0	1	ON	ON	OFF
	0	0	OFF	OFF	OFF



SVID\_CLK : UP:160 ohm Series:95 ohm  
 SVID\_ALERT : UP:68 ohm Series:220 ohm  
 SVID\_DATA : UP:240 ohm Series:20 ohm





Check SVID PU UP R/Series R with HW



Vset1	1425mV
Delta Vset1	901mV
Vset2	675mV
Delta Vset2	49.8mV
Vset3	974mV
Delta Vset3	950mV
VTsen	448mV

Check Sequence with HW



B=4250

PUT COLSE TO VCCGI HOT SPOT

PR236 121K\_1%\_4

PR237 100K\_NTC\_4\_1%

PR238 9.53K\_1%

PR239 \*S\_4

PR240 100\_1%

PR241 \*S\_4

PR242 \*S\_4

PR243 0.1u/50V\_4

PR244 0.1u/25V\_4

PR245 604\_1%

PR246 57.6K\_1%

PR247 1K\_1%

PR248 10K\_1%

PR249 1K\_NTC\_4\_3%

PR250 100\_1%

PR251 100\_1%

PR252 100\_1%

PR253 100\_1%

PR254 100\_1%

PR255 100\_1%

PR256 100\_1%

PR257 100\_1%

PR258 100\_1%

PR259 100\_1%

PR260 100\_1%

PR261 100\_1%

PR262 100\_1%

PR263 100\_1%

PR264 100\_1%

PR265 100\_1%

PR266 100\_1%

PR267 100\_1%

PR268 100\_1%

PR269 100\_1%

PR270 100\_1%

PR271 100\_1%

PR272 100\_1%

PR273 100\_1%

PR274 100\_1%

PR275 100\_1%

PR276 100\_1%

PR277 100\_1%

PR278 100\_1%

PR279 100\_1%

PR280 100\_1%

PR281 100\_1%

PR282 100\_1%

PR283 100\_1%

PR284 100\_1%

PR285 100\_1%

PR286 100\_1%

PR287 100\_1%

PR288 100\_1%

PR289 100\_1%

PR290 100\_1%

PR291 100\_1%

PR292 100\_1%

PR293 100\_1%

PR294 100\_1%

PR295 100\_1%

PR296 100\_1%

PR297 100\_1%

PR298 100\_1%

PR299 100\_1%

PR300 100\_1%

PR301 100\_1%

PR302 100\_1%

PR303 100\_1%

PR304 100\_1%

PR305 100\_1%

PR306 100\_1%

PR307 100\_1%

PR308 100\_1%

PR309 100\_1%

PR310 100\_1%

PR311 100\_1%

PR312 100\_1%

PR313 100\_1%

PR314 100\_1%

PR315 100\_1%

PR316 100\_1%

PR317 100\_1%

PR318 100\_1%

PR319 100\_1%

PR320 100\_1%

PR321 100\_1%

PR322 100\_1%

PR323 100\_1%

PR324 100\_1%

PR325 100\_1%

PR326 100\_1%

PR327 100\_1%

PR328 100\_1%

PR329 100\_1%

PR330 100\_1%

PR331 100\_1%

PR332 100\_1%

PR333 100\_1%

PR334 100\_1%

PR335 100\_1%

PR336 100\_1%

PR337 100\_1%

PR338 100\_1%

PR339 100\_1%

PR340 100\_1%

PR341 100\_1%

PR342 100\_1%

PR343 100\_1%

PR344 100\_1%

PR345 100\_1%

PR346 100\_1%

PR347 100\_1%

PR348 100\_1%

PR349 100\_1%

PR350 100\_1%

PR351 100\_1%

PR352 100\_1%

PR353 100\_1%

PR354 100\_1%

PR355 100\_1%

PR356 100\_1%

PR357 100\_1%

PR358 100\_1%

PR359 100\_1%

PR360 100\_1%

PR361 100\_1%

PR362 100\_1%

PR363 100\_1%

PR364 100\_1%

PR365 100\_1%

PR366 100\_1%

PR367 100\_1%

PR368 100\_1%

PR369 100\_1%

PR370 100\_1%

PR371 100\_1%

PR372 100\_1%

PR373 100\_1%

PR374 100\_1%

PR375 100\_1%

PR376 100\_1%

PR377 100\_1%

PR378 100\_1%

PR379 100\_1%

PR380 100\_1%

PR381 100\_1%

PR382 100\_1%

PR383 100\_1%

PR384 100\_1%

PR385 100\_1%

PR386 100\_1%

PR387 100\_1%

PR388 100\_1%

PR389 100\_1%

PR390 100\_1%

PR391 100\_1%

PR392 100\_1%

PR393 100\_1%

PR394 100\_1%

PR395 100\_1%

PR396 100\_1%

PR397 100\_1%

PR398 100\_1%

PR399 100\_1%

PR400 100\_1%

PR401 100\_1%

PR402 100\_1%

PR403 100\_1%

PR404 100\_1%

PR405 100\_1%

PR406 100\_1%

PR407 100\_1%

PR408 100\_1%

PR409 100\_1%

PR410 100\_1%

PR411 100\_1%

PR412 100\_1%

PR413 100\_1%

PR414 100\_1%

PR415 100\_1%

PR416 100\_1%

PR417 100\_1%

PR418 100\_1%

PR419 100\_1%

PR420 100\_1%

PR421 100\_1%

PR422 100\_1%

PR423 100\_1%

PR424 100\_1%

PR425 100\_1%

PR426 100\_1%

PR427 100\_1%

PR428 100\_1%

PR429 100\_1%

PR430 100\_1%

PR431 100\_1%

PR432 100\_1%

PR433 100\_1%

PR434 100\_1%

PR435 100\_1%

PR436 100\_1%

PR437 100\_1%

PR438 100\_1%

PR439 100\_1%

PR440 100\_1%

PR441 100\_1%

PR442 100\_1%

PR443 100\_1%

PR444 100\_1%

PR445 100\_1%

PR446 100\_1%

PR447 100\_1%

PR448 100\_1%

PR449 100\_1%

PR450 100\_1%


PR451 100\_1%

PR452 100\_1%

PR453 100\_1%


PR454 100\_1%


PR455 100\_1%



Vset1	124.9mV
Delta Vset1	899mV
Vset2	373.4mV
Delta Vset2	1.14V
Vset3	176mV
Delta Vset3	950mV
VTsen	548mV



+VNN  
Icc Max : 5.6A  
Icc TDC : N/A  
Vboot : 1.05V  
OCP : 10A  
Fsw : 600KHZ





### Thermal Protection

- (1) Need fine tune for thermal protect point
- (2) Note placement position TEMP=80C



Quanta Computer Inc.


PROJECT : ZHVA


Size	Document Number	Rev
Thermal / Discharge		1A

Date: Thursday, August 09, 2018

Sheet 30 of 34

## Gemini lake Power Tree





Power plane	Description	S0	S3	S5
+VIN	Adaptor power supply	ON	ON	ON
+VCC_VCCGI	Variable voltage supply to CPU and Graphics Core and ISP logic	ON	OFF	OFF
+VNN	Variable voltage supply to other (non core) logic	ON	OFF	OFF
+1.05V	Fixed voltage rail for SRAM,I/O,internal Logic	ON	OFF	OFF
+1.24V_S5	Fixed voltage rail for SoC L2/ Audio & ISH I/O Logic and PLLs MPHY Logic/ USB2-I/O/MIPI I/Os	ON	ON	ON
+1.8V_S5	Fixed voltage rail for all GPIOs	ON	ON	ON
+1.35VSUS	Fixed voltage rail for DDR3L IO	ON	ON	OFF
+3V_RTC	Fixed Voltage rail for RTC (Real Time Clock)	ON	ON	ON
+1.8V	1.8V S0 power rail	ON	OFF	OFF
+1.5V	1.5V S0 power rail	ON	OFF	OFF
+5VPCU	5V always on power rail	ON	ON	ON
+5V_S5	5V S5 power rail	ON	ON	ON
+5V	5V S0 power rail	ON	OFF	OFF
+3VPCU	3V always on power rail	ON	ON	ON
+3V_S5	3V S5 power rail	ON	ON	ON
+3V	3V S0 power rail	ON	OFF	OFF