

6	5	4	3
---	---	---	---

K24 MLB SCHEMATIC

PVT RELEASE

5/6/2009










REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
				DATE	DATE
A		0000713283	K24 MLB PVT RELEASE	5/6/09	?


Page		Contents	Sync	Date
	1	Table of Contents	T17_MLB	08/22/2007
	2	System Block Diagram	T18_MLB	12/12/2007
	3	Power Block Diagram	DRAGON	03/13/2008
	4	BOM Configuration	H97_MLB	
	5	Revision History	H97_MLB	
	6	FUNC TEST	H97_MLB	
	7	Power Aliases	BEN	04/21/2008
	8	SIGNAL ALIAS	H97_MLB	
	9	CPU FSB	T18_MLB	12/12/2007
	10	CPU Power & Ground	T18_MLB	12/12/2007
	11	CPU Decoupling	RAYMOND	03/31/2008
	12	eXtended Debug Port(MiniXDP)	K19_MLB	11/07/2008
	13	MCP CPU Interface	T18_MLB	04/04/2008
	14	MCP Memory Interface	T18_MLB	04/04/2008
	15	MCP Memory Misc	T18_MLB	04/04/2008
	16	MCP PCIe Interfaces	T18_MLB	04/04/2008
	17	MCP Ethernet & Graphics	T18_MLB	04/04/2008
	18	MCP PCI & LPC	T18_MLB	04/04/2008
	19	MCP SATA & USB	T18_MLB	04/04/2008
	20	MCP HDA & MISC	T18_MLB	06/26/2008
	21	MCP Power & Ground	T18_MLB	04/04/2008
	22	MCP Standard Decoupling	T18_MLB	04/04/2008
	23	MCP Graphics Support	T18_MLB	12/12/2007
	24	SB Misc	RAYMOND	04/05/2008
	25	FSB/DDR3 Vref Margining	BEN	03/31/2008
	26	DDR3 SO-DIMM Connector A	BEN	06/30/2008
	27	DDR3 SO-DIMM Connector B	BEN	05/09/2008
	28	DDR3 Support	T18_MLB	04/04/2008
	29	Right Clutch Connector	YITE	04/22/2008
	30	SECUREDIGITAL CARD READER	YEMURI	01/30/2009
	31	Ethernet PHY (RTL8211CL)	SUMA	05/23/2008
	32	Ethernet & AirPort Support	SUMA	07/01/2008
	33	ETHERNET CONNECTOR	SUMA	04/04/2008
	34	FireWire LLC/PHY (FW643)	K19_MLB	11/02/2008
	35	FireWire Port Power	YUN K19_MLB	12/22/2008

Page	Contents	Sync	Date
36	FireWire Ports	K19_MLB	11/02/2008
37	SATA Connectors	K19_MLB	12/04/2008
38	External USB Connectors	YUAN_M.A	01/18/2008
39	Front Flex Support	YUAN_M.A	05/28/2008
40	SMC	T18_MLB	06/26/2008
41	SMC Support	YUAN_M.A	05/28/2008
42	LPC+SPI Debug Connector	CHANGEHANG	05/09/2008
43	K24 SMBUS CONNECTIONS	BEN	04/21/2008
44	VOLTAGE SENSING	YUNWU	02/04/2008
45	Current Sensing	YUNWU	12/17/2008
46	Thermal Sensors	YUNWU	03/20/2008
47	Fan	CHANGEHANG	01/18/2008
48	WELLSPRING 1	YUAN_M.A	04/22/2008
49	WELLSPRING 2	YUAN_M.A	05/09/2008
50	SMS	YUNWU	06/26/2008
51	SPI ROM	CHANGEHANG	05/02/2008
52	AUDIO: CODEC/REGULATOR	AUDIO	03/04/2009
53	AUDIO: LINE INPUT FILTER	AUDIO	01/31/2009
54	AUDIO: HEADPHONE FILTER	AUDIO	02/03/2009
55	AUDIO: SPEAKER AMP	AUDIO	12/18/2008
56	AUDIO: JACK	AUDIO	03/20/2009
57	AUDIO: JACK TRANSLATORS	AUDIO	03/20/2009
58	DC-In & Battery Connectors	YUNWU	12/11/2008
59	PBUS Supply/Battery Charger	RAYMOND	01/31/2008
60	5V/3.3V SUPPLY	RAYMOND	02/08/2008
61	1.5V/0.75V DDR3 SUPPLY	RAYMOND	01/31/2008
62	IMVP6 CPU VCore Regulator	RAYMOND	01/31/2008
63	MCP CORE REGULATOR	K19_MLB	12/10/2008
64	CPU VTT(1.05V) SUPPLY	RAYMOND	02/08/2008
65	MISC POWER SUPPLIES	RAYMOND	01/23/2008
66	POWER SEQUENCING	YUAN_M.A	12/11/2008
67	POWER FETS	YUAN_M.A	12/11/2008
68	LVDS CONNECTOR	NHAKTIN	04/04/2008
69	DISPLAYPORT SUPPORT	AMASON	04/18/2008
70	DisplayPort Connector	AMASON	06/30/2008

Page		Contents	Date		Sync
97	71	LCD BACKLIGHT DRIVER	KIRAN	12/05/2008	
98	72	LCD Backlight Support	VITE	06/30/2008	
100	73	CPU/FSB Constraints	T18_MLB	01/04/2008	
101	74	Memory Constraints	T18_MLB	01/04/2008	
102	75	MCP Constraints 1	T18_MLB	01/04/2008	
103	76	MCP Constraints 2	T18_MLB	12/14/2007	
104	77	Ethernet Constraints	T18_MLB	03/19/2008	
105	78	FireWire Constraints	K19_MLB	12/01/2008	
106	79	SMC Constraints	T18_MLB	01/04/2008	
107	80	K24 SPECIAL CONSTRAINTS	H97_MLB		
109	81	K24 RULE DEFINITIONS	H97_MLB		

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7898	1	SCHEM,MLB,K24	SCH	CRITICAL	
820-2530	1	PCBF,MLB,K24	PCB	CRITICAL	

<p>DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p>DO NOT SCALE DRAWING</p>	<p>METRIC</p>				 <p>APPLE INC.</p>	
						<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>
	<p>DRAFTER</p>		<p>DESIGN CK</p>			<p>TITLE</p>
	<p>ENG APPD</p>		<p>MFG APPD</p>			
<p>QA APPD</p>		<p>DESIGNER</p>				
<p>RELEASE</p>		<p>SCALE</p>	<p>NONE</p>			
 <p>THIRD ANGLE PROJECTION</p>	<p>MATERIAL/FINISH NOTED AS APPLICABLE</p>		<p>SIZE</p> <p>D</p>	<p>DRAWING NUMBER</p> <p>051-7898</p>	<p>REV. A</p>	
				<p>SHT 1 OF 81</p>		



System Block Diagram

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7898

REV.

4.7.0

SCALE

NONE

SHT


2

OF

81

6 5 4 3

K24 POWER SYSTEM ARCHITECTURE



8		7		6		5		4		3		2		1				
Revision History																		
<div></div>																Revision History		
																SYNC_MASTER=M97_MLB		
																NOTICE OF PROPRIETARY PROPERTY		
																THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
																I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
																II NOT TO REPRODUCE OR COPY IT		
																III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.		SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0														
SCALE NONE		SHT 5		OF 81														
NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.																		
8		7		6		5		4		3		2		1				

D

D

Fan Connectors

1817	TRUE	PP5V_S0	(NEED 3 TP)	603 705
1818	TRUE	FAN_RT_PWM		4784
1819	TRUE	FAN_RT_TACH		47C4

MIC FUNC TEST

1821	TRUE	BI_MIC_LO		56C2 57B1
1822	TRUE	BI_MIC_HI		56C2 57B1
1823	TRUE	BI_MIC_SHIELD		56C2 57B1

SPEAKER FUNC TEST

1824	TRUE	SPKRAMP_L_N_OUT		55A2 56B2
1825	TRUE	SPKRAMP_L_P_OUT		55B2 56B2
1826	TRUE	SPKRAMP_R_N_OUT		55C2 56A2
1827	TRUE	SPKRAMP_R_P_OUT		55C2 56B2
1828	TRUE	SPKRAMP_SUB_N_OUT		55B2 56B2
1829	TRUE	SPKRAMP_SUB_P_OUT		55C2 56B2

THERMAL FUNC TEST

1824	TRUE	MCPTHMSNS_D2_P		46B5 80D3
1825	TRUE	MCPTHMSNS_D2_N		46B5 80D3

LVDS FUNC TEST

1826	TRUE	PP3V3_LCDVDD_SW_F		6C3 68C2
1827	TRUE	PP3V3_S0_LCD_F		68C3
1828	TRUE	PPVOUT_S0_LCDBKLT		6C3 68B2 71C1
1829	TRUE	LVDS_IG_DDC_CLK		17B3 68C5
1830	TRUE	LVDS_IG_DDC_DATA		17A3 68C5
1831	TRUE	LVDS_IG_A_DATA_N<0>		17B3 68C2 75B3
1832	TRUE	LVDS_IG_A_DATA_P<0>		17B3 68C2 75B3
1833	TRUE	LVDS_IG_A_DATA_N<1>		17B3 68C2 75B3
1834	TRUE	LVDS_IG_A_DATA_P<1>		17B3 68C2 75B3
1835	TRUE	LVDS_IG_A_DATA_N<2>		17B3 68C2 75B3
1836	TRUE	LVDS_IG_A_DATA_P<2>		17B3 68C2 75B3
1837	TRUE	LVDS_IG_A_CLK_F_N		68C2 75B3
1838	TRUE	LVDS_IG_A_CLK_F_P		68C2 75B3
1839	TRUE	LED_RETURN_1		68B3 71B1
1840	TRUE	LED_RETURN_2		68B3 71B1
1841	TRUE	LED_RETURN_3		68B3 71B1
1842	TRUE	LED_RETURN_4		68B3 71B1
1843	TRUE	LED_RETURN_5		68B3 71B1
1844	TRUE	LED_RETURN_6		68B3 71A1
1845	TRUE	TP_BKL_SYNC		68C2

(NEED TO ADD 5 GND TP)

SATA ODD CONN

1846	TRUE	PP5V_SW_ODD	(NEED 4 TP)	6C3 37D3
1847	TRUE	SMC_ODD_DETECT		37C7 40B8
1848	TRUE	SATA_ODD_D2R_C_P		37C6 75A3
1849	TRUE	SATA_ODD_D2R_C_N		37C6 75A3
1850	TRUE	SATA_ODD_R2D_P		37C6 75A3
1851	TRUE	SATA_ODD_R2D_N		6A7 37C6 75A3

(NEED TO ADD 4 GND TP)

SATA HDD/IR/SIL

1852	TRUE	PP5V_S0_HDD_FLT	(NEED 4 TP)	6C3 37B6
1853	TRUE	SATA_HDD_R2D_P		37A3 75A3
1854	TRUE	SATA_HDD_R2D_N		37A3 75A3
1855	TRUE	SATA_HDD_D2R_C_P		37B5 75A3
1856	TRUE	SATA_HDD_D2R_C_N		37B5 75A3
1857	TRUE	SYS_LED_ANODE_R		37A7
1858	TRUE	IR_RX_OUT		37A7 39D4
1859	TRUE	PP5V_S3_IR_R		37A7

(NEED TO ADD 4 GND TP)

BATT POWER CONN

1860	TRUE	SMBUS_SMC_BSA_SCL		6A7 43C5 79D3
1861	TRUE	SMBUS_SMC_BSA_SDA		43C5 79D3
1862	TRUE	SYS_DETECT_L		58A8
1863	TRUE	BATT_POS_F	(NEED 3 TP)	58A7 58B8 59A3

(NEED TO ADD 3 GND TP)

BATT SIGNAL CONN

1864	TRUE	PP3V42_G3H	(NEED 3 TP)	6B5 6D3 7D1
1865	TRUE	SMBUS_SMC_BSA_SCL		6A7 43C5 79D3
1866	TRUE	SMBUS_SMC_BSA_SCL		6A7 43C5 79D3
1867	TRUE	SMC_BIL_BUTTON_L		40C5 58C4
1868	TRUE	SMC_LID_R		58C2

(NEED TO ADD 5 GND TP)

RIGHT CLUTCH CONN

1869	TRUE	PP5V_S3_BT_CAMERA_F		29C7
1870	TRUE	PCIE_MINI_D2R_P		16B6 29C7 75D3
1871	TRUE	PCIE_MINI_D2R_N		16B6 29C7 75D3
1872	TRUE	PCIE_MINI_R2D_P		29C7 75D3
1873	TRUE	PCIE_MINI_R2D_N		29C7 75D3
1874	TRUE	PCIE_CLK100M_MINI_CONN_P		29C7 75D3
1875	TRUE	PCIE_CLK100M_MINI_CONN_N		29C7 75D3
1876	TRUE	USB_CAMERA_CONN_P		29B7 76C3
1877	TRUE	USB_CAMERA_CONN_N		29B7 76C3
1878	TRUE	PP5V_WLAN	(NEED 2 TP)	6C3 29C5
1879	TRUE	PCIE_WAKE_L		16B6 29C7
1880	TRUE	SMBUS_SMC_A_S3_SCL		6C5 43D2 79D3
1881	TRUE	SMBUS_SMC_A_S3_SDA		6C5 43D2 79D3
1882	TRUE	CONN_USB2_BT_P		29B7 76C3
1883	TRUE	CONN_USB2_BT_N		29B7 76B3
1884	TRUE	MINI_CLKREQ_O_L		29C7
1885	TRUE	MINI_RESET_CONN_L		29A7

(NEED TO ADD 6 GND TP)

IPD FLEX CONN

1886	TRUE	PP3V3_S3_LDO		6C3 49B4 49C3
1887	TRUE	PP18V5_S3		6C3 49C1 49D3
1888	TRUE	Z2_CS_L		48C8 49C3
1889	TRUE	Z2_DEBUG3		48C8 49C3
1890	TRUE	Z2_MOSI		48C8 49C3
1891	TRUE	Z2_MISO		48C8 49C3
1892	TRUE	Z2_SCLK		48C8 49C3
1893	TRUE	Z2_BOOST_EN		49C3 49C5
1894	TRUE	Z2_HOST_INTN		48D8 49C3
1895	TRUE	Z2_CLKIN		48C6 49C3
1896	TRUE	Z2_KEY_ACT_L		48C8 49C1
1897	TRUE	Z2_RESET		48C8 49C1
1898	TRUE	PSOC_MISO		48C8 49C1
1899	TRUE	PSOC_MOSI		48C8 49C1
1900	TRUE	PSOC_SCLK		48C8 49C1
1901	TRUE	SMBUS_SMC_A_S3_SDA		6D5 43D2 79D3
1902	TRUE	SMBUS_SMC_A_S3_SCL		6D5 43D2 79D3
1903	TRUE	PSOC_F_CS_L		48C8 49C1
1904	TRUE	PICKB_L		48D8 49C1

KEYBOARD CONN

1905	TRUE	PP3V3_S3		6D3 7D3
1906	TRUE	PP3V42_G3H		6A7 6D3 7D1
1907	TRUE	WS_KBD1		48C6 48D2
1908	TRUE	WS_KBD2		48C6 48D2
1909	TRUE	WS_KBD3		48C6 48D2
1910	TRUE	WS_KBD4		48C6 48D2
1911	TRUE	WS_KBD5		48C6 48D2
1912	TRUE	WS_KBD6		48C6 48D2
1913	TRUE	WS_KBD7		48C6 48D2
1914	TRUE	WS_KBD8		48C6 48D2
1915	TRUE	WS_KBD9		48C6 48D2
1916	TRUE	WS_KBD10		48C6 48D2
1917	TRUE	WS_KBD11		48C6 48D2
1918	TRUE	WS_KBD12		48C6 48D2
1919	TRUE	WS_KBD13		48C6 48D2
1920	TRUE	WS_KBD14		48C2 48C6
1921	TRUE	WS_KBD15_CAP		48C2
1922	TRUE	WS_KBD16_NUM		48C2
1923	TRUE	WS_KBD17		48C2 48D6
1924	TRUE	WS_KBD18		48C2 48D7
1925	TRUE	WS_KBD19		48C2 48D7
1926	TRUE	WS_KBD20		48C2 48D7
1927	TRUE	WS_KBD21		48C2 48D7
1928	TRUE	WS_KBD22		48C2 48D7
1929	TRUE	WS_KBD23		48C2 48D7
1930	TRUE	WS_KBD_ONOFF_L		48C2
1931	TRUE	WS_LEFT_SHIFT_KBD		48B3 48B5 48C2
1932	TRUE	WS_LEFT_OPTION_KBD		48B3 48B5 48C2
1933	TRUE	WS_CONTROL_KBD		48B3 48B5 48C2

(NEED TO ADD 1 GND TP)

KBD BACKLIGHT CONN

1934	TRUE	KBDLED_ANODE	(NEED 2 TP)	49A4
1935	TRUE	SMC_KDBLED_PRESENT_L		49A4 49A6

(NEED TO ADD 2 GND TP)

DEBUG VOLTAGE

1936	TRUE	PPVCORE_S0_CPU		7D7
1937	TRUE	PPVCORE_S0_MCP		7C7
1938	TRUE	PP0V75_S0		7C7
1939	TRUE	PP1V05_S0		7D7
1940	TRUE	PP1V5_S0		7D7
1941	TRUE	PP1V8_S0		7C6
1942	TRUE	PP5V_S0		7B6
1943	TRUE	PP3V3_S0		6D7 7D5
1944	TRUE	PP1V5_S3		7D5
1945	TRUE	PP3V3_S3		7D3
1946	TRUE	PP5V_S3		6B5 7D3
1947	TRUE	PP1VIR1V05_S5		7C3
1948	TRUE	PP3V3_S5		7B3
1949	TRUE	PP3V42_G3H		6A7 6B5 7D1
1950	TRUE	PPBUS_G3H		7C1
1951	TRUE	PP3V3_ENET_PHY		7B5
1952	TRUE	PP1V2R1V05_ENET		7B5
1953	TRUE	PP3V3_G3_RTC		2D0C 21A5 24D4
1954	TRUE	PP5V_WLAN		6D5 29C5
1955	TRUE	PP5V_SW_ODD		6B7 37D3
1956	TRUE	PP5V_S0_HDD_FLT		6B7 37B6
1957	TRUE	PP3V3_S5_AVREF_SMC		4D04 41C6
1958	TRUE	PP18V5_S3		6C5 49C1 49D3
1959	TRUE	PP3V3_S3_LDO		6C5 49B4 49C3
1960	TRUE	PP3V3_LCDVDD_SW_F		6C7 68C2
1961	TRUE	PPVOUT_S0_LCDBKLT		6C7 68B3 71C1
1962	TRUE	PP4V5_AUDIO_ANALOG		52A5 52D2 52D7
1963	TRUE	SMC_PM_G2_EN		4D05 6D05 66D8
1964	TRUE	PM_SLP_S4_L		2D03 4D05 41A2 66C8
1965	TRUE	PM_SLP_S3_L		2D03 32B7 35A5 4D05 66D5 7D0B

(NEED TO ADD 4 GND TP)

DC POWER CONN

1966	TRUE	PP18V5_DCIN_FUSE	(NEED 3 TP)	58D6
1967	TRUE	ADAPTER_SENSE		58D7

(NEED TO ADD 4 GND TP)

A

A

FUNC TEST

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	6	81

"S0,S0M" RAILS

"S3" RAILS

"G3H" RAILS

D

D

C

C

B

B

A

A

PEX & SATA AVDD/DVDD aliases

"ENET" RAILS

"S5" RAILS

"FIREWIRE" RAILS


Power Aliases

NOTICE OF PROPRIETARY PROPERTY




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SBT	OF
NONE	7	81







SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

CPU Power & Ground

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		10	81


CPU VCore HF and Bulk Decoupling

4X 330UF. 20X 22UF 0805




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF




VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402



SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling		
SYNC_MASTER=RAYMOND		SYNC_DATE=03/31/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


 APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 11	OF 81

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.


Use with 920-0620 adapter board to support CPU, MCP debugging.


MCP79-specific pinout



Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300





MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7898		4.7.0
SCALE		NONE	SHT 14	OF 81



MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 15	OF 81

D

C

B


A

D

C

B

A



MCP PCIe Interfaces

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7898 REV. 4.7.0

SCALE NONE SHT 16 OF 81





MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		18	81



D

D

C


C

B

B




A

A




HDA Output Caps


For EMI Reduction on HDA interface




MCP HDA & MISC		
SYNC_MASTER=T18_MLB		SYNC_DATE=06/26/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	20	81



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	21	81

MCP Power & Ground

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
	SCALE	SHT	OF
	NONE	22	81

http://24hcongnghe.org



SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R265I TO GND PP3V3_S0_MCP_DAC
REMOVE HDCP ROMS

MCP Graphics Support

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		23	81

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF


Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN
NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
A	B	A	B	C
0x00	0x00	0x00	0x00	0x00
0x87	0x87	0x87	0x87	0x55
-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
5 mA	5 mA	5 mA	5 mA	0.52 mA
0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	25	81

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

Page Notes

Power aliases required by this page:


- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYNC_MASTER=BEN SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7898 REV. 4.7.0

SCALE NONE SHT 26 OF 81



Page Notes

Power aliases required by this page:
- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)
Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA
BOM options provided by this page:
(NONE)


DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

DDR3 GROUND RETURN CAPS (MCP SIDE)


"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SIT	OF
NONE	27	81




http://24hcongnghe.org

DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.




DDR3 Support		
SYNC_MASTER=T18_MLB		SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 28 OF 81



APPLE INC.

www.vinafix.vn



5V S3 WLAN FET	
MOSFET	TNCP8102
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

Right Clutch Connector

SYNC_MASTER=YITE

SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
	SCALE	SHT	OF
	NONE	29	81



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B,HF,K19/K24	J3500	CRITICAL	

SECUREDIGITAL CARD READER

SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	30	81

D

C

B


A

D

C

B


A




Ethernet PHY (RTL8211CL)		
SYNC_MASTER=SUMA		SYNC_DATE=05/23/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 31	OF 81


3.3V ENET FET



WLAN Enable Generation




1.05V ENET FET



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=SUMA SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	32	81



D

C

B

A


D

C


B

A

ETHERNET CONNECTOR		
SYNC_MASTER=SUMA		SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		33	81

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480558	1	RES,0.68 OHM,1%,0402,SMD	R4100	CRITICAL	



FireWire LLC/PHY (FW643)		
SYNC_MASTER=R19_MLB SYNC_DATE=11/02/2008		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		34	81



Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps



Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




Termination


Place close to FireWire PHY




"Snapback" & "Late VG" Protection




Cable Power



PORT 1 BILINGUAL



Late-VG Protection Power



FireWire Ports

SYNC_MASTER=K19_MLB SYNC_DATE=11/02/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7898 REV. 4.7.0

SCALE NONE SHT 36 OF 81



ODD Power Control

NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.

SATA ODD

SATA HDD/IR/SIL

SATA Connectors

SYNC_MASTER=K19_MLB SYNC_DATE=12/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7898

REV.

4.7.0

SCALE

NONE

SHT



37

OF


81

Port Power Switch

USB PORT A (FRONT PORT)




USB/SMC Debug Mux



USB PORT B (BACK PORT)

External USB Connectors		
SYNC_MASTER=YUAN.MA		SYNC_DATE=01/18/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		38	81



D

C

B

A

D

C

B

A

Front Flex Support

SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		39	81










PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	ISL60002-33, INTERSIL




MCP SAFE MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE


RADAR 5925345




System (Sleep) LED Circuit




SMC Crystal Circuit




Debug Power "Button"





SMC Support	
SYNC_MASTER=YUAN.MA	SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 41	OF 81

Alternate SPI ROM Support



SPI MUX BYPASS



LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	42	81

D




D

MCP79 SMBUS "0" CONNECTIONS

SMC "0" SMBus Connections

SMC "A" SMBus Connections

NOTE: SMC RMT bus remains powered and may be active in S3 state






C

C

MCP79 SMBUS "1" CONNECTIONS

SMC "Battery A" SMBus Connections

SMC "B" SMBus Connections




B

B

SMC "Management" SMBus Connections

The bus formerly known as "Battery B"



A

A

K24 SMBUS CONNECTIONS

SYNC_MASTER=BEN SYNC_DATE=04/21/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7898 REV. 4.7.0

SCALE NONE SHT 43 OF 81



D

C

B

A

D

C


B

A


VOLTAGE SENSING		
SYNC_MASTER=YUNWU		SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 44	OF 81


MCP VCore Current Sense Filter




MCP MEM VDD Current Sense



CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter




BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)



DC-IN (AMON) CURRENT SENSE



Current Sensing

SYNC_MASTER=YUNWU SYNC_DATE=12/17/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	45	81

CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor



REPLACED 518S0521 WITH 518S0519


Thermal Sensors			
SYNC_MASTER=YUNWU		SYNC_DATE=03/20/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE D		DRAWING NUMBER 051-7898	REV. 4.7.0
SCALE NONE		SHT 46	OF 81

PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.6 V	36E-3 W
	VDD	8MA (TVP)	1.5 OHM	0.012 V	0.72E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


KEYBOARD CONNECTOR



ISOLATION CIRCUIT




SMC_MANUAL_RESET LOGIC



Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S0406	311S0447		ALL	NXP PART AS ALTERNATE

TPAD BUTTONS DISABLE



WELLSPRING 1

SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7898 REV. 4.7.0

SCALE NONE SHT 48 OF 81





http://24hcongnghe.org

www.vinafix.vn

SMS

SYNC_MASTER=YUNWU SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	50	81



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	51	81



4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456



NOTES ON CODEC I/O

```
DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS
```

AUDIO: CODEC/REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
SCALE NONE	SHT 52	OF 81








http://24hcongnghe.org

www.vinafix.vn





AUDIO: JACK

SYNC_MASTER=AUDIO SYNC_DATE=03/20/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 56	OF 81


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_0 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0 AND GPIO_1	0X09 (A)AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)



PORT B LEFT(HEADSET MIC)
HP=80HZ, LP=8.82KHZ



PORT B RIGHT(BUILT-IN MIC)



AUDIO: JACK TRANSLATORS

SYNC_MASTER=AUDIO SYNC_DATE=03/20/2009

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7898 REV. 4.7.0

SCALE NONE SHT 57 OF 81



http://24hcongnghe.org

www.vinafix.vn

DC-In & Battery Connectors

SYNC_MASTER=YUNWU SYNC_DATE=12/11/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		58	81

PBUS SUPPLY / BATTERY CHARGER



PBUS Supply/Battery Charger
SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	59	81

5V_S3/3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$


$$V_{OUT} = (2 * RC / RD) + 2$$




5V/3.3V SUPPLY	
SYNC_MASTER=RAYMOND	SYNC_DATE=02/08/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		60	81


1.5V/0.75V (DDR3) POWER SUPPLY




1.5V/0.75V DDR3 SUPPLY	
SYNC_MASTER=RAYMOND	SYNC_DATE=01/31/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



www.vinafix.vn



MCP CORE REGULATOR

SYNC_MASTER=K19_MLB SYNC_DATE=12/10/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
------	----------------	------


D | 051-78

SCALE

SHT

REV.

CPUVTT POWER SUPPLY




CPU VTT(1.05V) SUPPLY
SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 64	OF 81

1.8V S0 SWITCHER




1.05V S0 PLL LDO



$$VOUT = 0.8V * (1 + RA / RB)$$


MCP 1.05V S5 (AUXC) SUPPLY




$$VOUT = 0.8V * (1 + RA / RB)$$

MISC POWER SUPPLIES
SYNC_MASTER=RAYMOND SYNC_DATE=01/23/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	65 OF 81





MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

POWER FETS

SYNC_MASTER=YUAN.MA SYNC_DATE=12/11/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	67	81



LVDS CONNECTOR

SYNC_MASTER=NMA
SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		68	81

1786	=MCP_HDMI_TXC_P	DP_ML_P<3>	70C8 75C3
1786	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE 70C8 75C3
1786	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE 70C1 75C3
1786	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE 70C1 75C3
1786	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE 70C1 75C3
1786	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE 70C1 75C3
1786	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE 70C1 75C3
1786	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE 70C1 75C3
1786	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE 70A8
17A3	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAKE_BASE=TRUE 69C8
17A3	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE 69C8



DISPLAYPORT SUPPORT

SYNC_MASTER=AMASON SYNC_DATE=04/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE		SHT	OF
NONE		69	81

Port Power Switch



DisplayPort Connector


SYNC_MASTER=AMASON SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	70	81



SYNC_MASTER=YITE	SYNC_DATE=06/30/2008
------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CESR	DRAWING NUMBER
------	----------------



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------

051-7898

4.7.0

SCALE

NONE

SHT

72

1

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
All DQS pairs should be matched within 100 ps of clocks.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
A/BA/cmd signals should be matched within 5 ps of CLK pairs.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK N<5..0>
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM_A_CS_L<3..0>
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM_A_ODT<3..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_A<14..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_BA<2..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_RAS_L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_CAS_L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_WE_L
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A_DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A_DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A_DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A_DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A_DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A_DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A_DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A_DQ<63..56>
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_A_DM<0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_A_DM<1>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_A_DM<2>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_A_DM<3>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_A_DM<4>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_A_DM<5>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_A_DM<6>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_A_DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A_DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A_DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A_DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A_DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A_DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A_DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A_DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A_DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A_DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A_DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A_DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A_DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A_DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A_DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A_DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A_DQS N<7>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK P<5..0>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK N<5..0>
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM_B_CS_L<3..0>
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM_B_ODT<3..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_A<14..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_BA<2..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_RAS_L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_CAS_L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_WE_L
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B_DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B_DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B_DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B_DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B_DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B_DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B_DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B_DQ<63..56>
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM_B_DM<0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM_B_DM<1>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM_B_DM<2>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM_B_DM<3>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM_B_DM<4>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM_B_DM<5>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM_B_DM<6>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM_B_DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B_DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B_DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B_DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B_DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B_DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B_DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B_DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B_DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B_DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B_DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B_DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B_DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B_DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B_DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B_DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B_DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_GND

Memory Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7898

REV. 4.7.0

SCALE NONE

SHT 74

OF 81

8

7

6

5

4

3

2

1

www.vinafix.vn

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL CONSTRAINT SET		NET TYPE			
		PHYSICAL	SPACING		
	MCP_DEBUG	PCI_55R	PCI	MCP_DEBUG<7..0>	1203 1807
	PCI_AD	PCI_55R	PCI	PCI_AD<23..8>	
	PCI_AD24	PCI_55R	PCI	PCI_AD<24>	
	PCI_AD	PCI_55R	PCI	PCI_AD<31..25>	
	PCI_AD	PCI_55R	PCI	PCI_PAR	
	PCI_C_BE_V	PCI_55R	PCI	PCI_C_BE_L<3..0>	
	PCI_CNTL	PCI_55R	PCI	PCI_TRDY_L	
	PCI_CNTL	PCI_55R	PCI	PCI_DEVSSEL_L	
	PCI_CNTL	PCI_55R	PCI	PCI_PERR_L	
	PCI_CNTL	PCI_55R	PCI	PCI_SERR_L	
	PCI_CNTL	PCI_55R	PCI	PCI_STOP_L	
	PCI_CNTL	PCI_55R	PCI	PCI_TRDY_L	
	PCI_CNTL	PCI_55R	PCI	PCI_FRAME_L	
	PCI_REQ0_L	PCI_55R	PCI	PCI_REQ0_L	1802 1807
	PCI_REQ0_L	PCI_55R	PCI	PCI_GNT0_L	
	PCI_REQ1_L	PCI_55R	PCI	PCI_REQ1_L	1802 1807
	PCI_GNT1_L	PCI_55R	PCI	PCI_GNT1_L	
	PCI_INTW_L	PCI_55R	PCI	PCI_INTW_L	
	PCI_INTX_L	PCI_55R	PCI	PCI_INTX_L	
	PCI_INTY_L	PCI_55R	PCI	PCI_INTY_L	
	PCI_INTZ_L	PCI_55R	PCI	PCI_INTZ_L	
	MCP_PCI_CLK2	CLK_PCI_55R	CLK_PCI	PCI_CLK33M MCP_R	18C5
		CLK_PCI_55R	CLK_PCI	PCI_CLK33M MCP	18C5
	LPC_AD	LPC_55R	LPC	LPC_AD<3..0>	18B3 48C9 4203 4205
	LPC_FRAME_V	LPC_55R	LPC	LPC_FRAME_L	18C3 48C8 4205
	LPC_RESET_V	LPC_55R	LPC	LPC_RESET_L	18C3 4204
	MCP_LPC_CLK0	CLK_LPC_55R	CLK_LPC	LPC_CLK33M SMC_R	18B3 24B4
		CLK_LPC_55R	CLK_LPC	LPC_CLK33M SMC	24B1 48C8
		CLK_LPC_55R	CLK_LPC	LPC_CLK33M LPCPLUS	24B1 4203
	USB_EXTA	USB_90D	USB	USB_EXTA_P	1903 38A8
		USB_90D	USB	USB_EXTA_N	1903 38A8
		USB_90D	USB	USB_EXTA_MUXED_P	38C4
		USB_90D	USB	USB_EXTA_MUXED_N	38C4
		USB_90D	USB	CONN_USB_EXTA_P	38C3
		USB_90D	USB	CONN_USB_EXTA_N	38C3
	USB_CAMERA	USB_90D	USB	USB_CAMERA_P	1903 29B5
		USB_90D	USB	USB_CAMERA_N	1903 29B5
		USB_90D	USB	USB_CAMERA_CONN_P	605 29B7
		USB_90D	USB	USB_CAMERA_CONN_N	605 29B7
	USB_BT	USB_90D	USB	USB_BT_P	1903 29B5
		USB_90D	USB	USB_BT_N	19C3 29B5
		USB_90D	USB	CONN_USB2_BT_P	605 29B7
		USB_90D	USB	CONN_USB2_BT_N	605 29B7
	USB_TPAD	USB_90D	USB	USB_TPAD_P	1903 48B8
		USB_90D	USB	USB_TPAD_N	1903 48B8
		USB_90D	USB	USB_TPAD_R_P	48B7
		USB_90D	USB	USB_TPAD_R_N	48B7
	USB_IR	USB_90D	USB	USB_IR_P	1903 39D7
		USB_90D	USB	USB_IR_N	1903 39D7
	USB_EXTP	USB_90D	USB	USB_EXTP_P	19C3 38A4
		USB_90D	USB	USB_EXTP_N	19C3 38A4
		USB_90D	USB	CONN_USB_EXTP_P	38B3
		USB_90D	USB	CONN_USB_EXTP_N	38B3
	USB_SD	USB_90D	USB	USB_CARDREADER_P	19C3 38C7
		USB_90D	USB	USB_CARDREADER_N	19C3 38C7
	MCP_USB_RBIAS	MCP_USB_RBIAS		MCP_USB_RBIAS_GND	19C4
	SMBUS_MCP_0_CLK	SMR_55R	SMR	SMBUS_MCP_0_CLK	12B6 20C3 4308
	SMBUS_MCP_0_DATA	SMR_55R	SMR	SMBUS_MCP_0_DATA	12B6 20C3 4308
	SMBUS_MCP_1_CLK	SMR_55R	SMR	SMBUS_MCP_1_CLK	20C3 43B8
	SMBUS_MCP_1_DATA	SMR_55R	SMR	SMBUS_MCP_1_DATA	20C3 43B8
	HDA_BIT_CLK	HDA_55R	HDA	HDA_BIT_CLK	20D2 52C7
		HDA_55R	HDA	HDA_BIT_CLK_R	20A7 20D4
	HDA_SYNC	HDA_55R	HDA	HDA_SYNC	20D2 52C7
		HDA_55R	HDA	HDA_SYNC_R	20A7 20D4
	HDA_RST_L	HDA_55R	HDA	HDA_RST_R_L	20A7 20D4
		HDA_55R	HDA	HDA_RST_L	20D2 52C7
	HDA_SDIN0	HDA_55R	HDA	HDA_SDIN0	20D7 52C7
		HDA_55R	HDA	HDA_SDIN CODEC	
	HDA_SDOUTP	HDA_55R	HDA	HDA_SDOUT	20D2 52C7
		HDA_55R	HDA	HDA_SDOUT R	20A7 20D4
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	20C7
	MCP_SUS_CLK	CLK_SLOW_55R	CLK_SLOW	PM_CLK32K_SUSCLK_R	20B3 24B4
		CLK_SLOW_55R	CLK_SLOW	PM_CLK32K_SUSCLK	24B1 48C5
	SPI_CLK	SPI_55R	SPI	SPI_CLK_R	20B3 42A5 42C8
		SPI_55R	SPI	SPI_CLK	51C5
		SPI_55R	SPI	SPI_ALT_CLK	42C5 42D3
	SPI_MOST	SPI_55R	SPI	SPI_MOST_R	20B3 42A5 42C7
		SPI_55R	SPI	SPI_MOST	51C4
		SPI_55R	SPI	SPI_ALT_MOST	42C5 42D5
	SPI_MISO	SPI_55R	SPI	SPI_MISO	20B3 42A5 42B7
		SPI_55R	SPI	SPI_MISO_R	51C4
		SPI_55R	SPI	SPI_ALT_MISO	42B5 42D5
	SPI_CS0	SPI_55R	SPI	SPI_CS0_R_L	20B3 42B7
		SPI_55R	SPI	SPI_CS0_L	
		SPI_55R	SPI	SPI_CS1_R_L	
		SPI_55R	SPI	SPI_CS1_R_L_USE_MLB	

MCP Constraints 2

SYNC_MASTER=T18_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

EV.

SCALE	

SHT

--	--

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4









ELECTRICAL CONSTRAINT SET		NET TYPE		PHYSICAL		SPACING		
	MCP_MII_COMP		MCP_MII_COMP				MCP_MII_COMP_VDD	1706
	MCP_MII_COMP		MCP_MII_COMP				MCP_MII_COMP_GND	1706
	MCP_CLK25M_BUF0		ENET_MII_55S		MCP_BUF0_CLK		MCP_CLK25M_BUF0_R	1703 32A5
			ENET_MII_55S		MCP_BUF0_CLK		RTL8211_CLK25M_CKXTAL1	3186 32A3
	ENET_INTR_I		ENET_MII_55S		ENET_MII		ENET_INTR_L	
	ENET_MDIO		ENET_MII_55S		ENET_MII		ENET_MDIO	1703 3186
	ENET_MDC		ENET_MII_55S		ENET_MII		ENET_MDC	1703 3186
	ENET_PWDOWN_I		ENET_MII_55S		ENET_MII		ENET_PWDOWN_L	
			ENET_MII_55S		ENET_MII		ENET_CLK125M_RXCLK_R	31C4
	ENET_RXCLK		ENET_MII_55S		ENET_MII		ENET_CLK125M_RXCLK	1706 31C1
			ENET_MII_55S		ENET_MII		ENET_RXD_R<3..0>	31C4
	ENET_RXD		ENET_MII_55S		ENET_MII		ENET_RXD<0>	1706 31C1
	ENET_RXD_STRAP		ENET_MII_55S		ENET_MII		ENET_RXD<3..1>	1706 31C1
	ENET_RXD		ENET_MII_55S		ENET_MII		ENET_RX_CTL	1706 31B1
			ENET_MII_55S		ENET_MII		ENET_RXCTL_R	31B4
			ENET_MII_55S		ENET_MII		ENET_CLK125M_TXCLK_R	31C6
	ENET_TXCLK		ENET_MII_55S		ENET_MII		ENET_CLK125M_TXCLK	1703 31C8
	ENET_TXD0		ENET_MII_55S		ENET_MII		ENET_TXD<0>	1703 31C6
	ENET_TXD1		ENET_MII_55S		ENET_MII		ENET_TXD<3..1>	1703 31C6
	ENET_TXD		ENET_MII_55S		ENET_MII		ENET_TX_CTL	1703 31B6
			ENET_MII_55S		ENET_MII		ENET_RESET_L	1703 31B7
	ENET_MDI		ENET_MDI_100D		ENET_MDI		ENET_MDI_P<3..0>	31B3 33B8 33C8
			ENET_MDI_100D		ENET_MDI		ENET_MDI_N<3..0>	31B3 33B8 33C8
	ENET_MDI		ENET_MDI_100D		ENET_MDI		ENET_MDI_TRAN_P<3..0>	33B4 33C4 33C5
			ENET_MDI_100D		ENET_MDI		ENET_MDI_TRAN_N<3..0>	33B4 33C4 33C5

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1:1_SPACING	?

FireWire Net Properties











ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL		SPACING	
 FW_P0_TPA	FW_110D	FW_TP		FW_P0_TPA_P 3486 36C4
 FW_P0_TPA	FW_110D	FW_TP		FW_P0_TPA_N 34C6 36C4
 FW_P0_TPB	FW_110D	FW_TP		FW_P0_TPB_P 3486 36C4
 FW_P0_TPB	FW_110D	FW_TP		FW_P0_TPB_N 3486 36C4
 FW_P1_TPA	FW_110D	FW_TP		FW_P1_TPA_P 3486 3688
 FW_P1_TPA	FW_110D	FW_TP		FW_P1_TPA_N 3486 3688
 FW_P1_TPB	FW_110D	FW_TP		FW_P1_TPB_P 3486 3688
 FW_P1_TPB	FW_110D	FW_TP		FW_P1_TPB_N 3486 3688
Part 2 Not Used				

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL		SPACING	
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<0> 30C2
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<1> 30C2
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<2> 30C2
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<3> 30C2
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<4> 30C2
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<5> 30C2
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<6> 30C2
 SD_DATA	SD_55S	SD_INTERFACE		SD_D<7> 30C2
 SD_CLK	SD_55S	SD_INTERFACE		SD_CLK 30C2
 SD_CMD	SD_55S	SD_INTERFACE		SD_CMD 30C2

FireWire Constraints

SYNC_MASTER=K19_MLB SYNC_DATE=12/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART













APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	78	81





http://24hconganhe.org

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
 SMBUS_SMC_A_S3_SCT	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL	6C5 6D5 43D2
 SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA	6C5 6D5 43D2
 SMBUS_SMC_B_S0_SCT	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL	43C2
 SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA	43C2
 SMBUS_SMC_O_S0_SCT	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL	43D5
 SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA	43D5
 SMBUS_SMC_BSA_SCT	SMB_55G	SMB	SMBUS_SMC_BSA_SCL	6A7 43C5
 SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA	6A7 43C5
 SMBUS_SMC_MGMT_SCT	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL	43B5
 SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA	43B5

SMBus Charger Net Properties

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
 CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
	1TO1_DIFFPAIR		CHGR_CSI_N	
 CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
	1TO1_DIFFPAIR		CHGR_CSO_N	

SMC Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER
051-7898

REV.
4.7.0

SCALE
NONE

SHT
79

















OF
81

www.vinafix.vn

http://24hcongnghe.org

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

K24 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	DIFFPAIR		CHGR_CSO_R_P	45A8 59B3
	DIFFPAIR		CHGR_CSO_R_N	45A8 59B3
	DIFFPAIR		CPUTHMSNS_D2_P	46C5
	DIFFPAIR		CPUTHMSNS_D2_N	46C5
	DIFFPAIR		CPU_THERMD_P	9C6 46D5
	DIFFPAIR		CPU_THERMD_N	9C6 46D5
	DIFFPAIR		ISNS_CPUVTT_P	45B7
	DIFFPAIR		ISNS_CPUVTT_N	45B7
	DIFFPAIR		ISNS_P1V5S0MCP_P	
	DIFFPAIR		ISNS_P1V5S0MCP_N	
	DIFFPAIR		ISNS_PVCORES0MCP_P	
	DIFFPAIR		ISNS_PVCORES0MCP_N	
	DIFFPAIR		MCP_THMSNS_D2_P	6C7 46B5
	DIFFPAIR		MCP_THMSNS_D2_N	6C7 46B5
	DIFFPAIR		MCP_THMDIODE_P	20C3 46B5
	DIFFPAIR		MCP_THMDIODE_N	20C3 46B5

K24 SPECIAL CONSTRAINTS

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT 80 OF 81	
NONE		

www.vinafix.vn

