

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K24 MLB SCHEMATIC

PVT RELEASE

5/6/2009

Page	Contents	Date	Sync
1	1 Table of Contents	08/22/2007	
2	2 System Block Diagram	12/12/2007	T18_MLB
3	3 Power Block Diagram	03/13/2008	DRAGON
4	4 BOM Configuration	M97_MLB	
5	5 Revision History	M97_MLB	
6	7 FUNC TEST	M97_MLB	
7	8 Power Aliases	BEN	04/21/2008
8	9 SIGNAL ALIAS	M97_MLB	12/12/2007
9	10 CPU FSB	T18_MLB	12/12/2007
10	11 CPU Power & Ground	T18_MLB	03/31/2008
11	12 CPU Decoupling	RAYMOND	11/07/2008
12	13 eXtended Debug Port(MiniXDP)	K19_MLB	04/04/2008
13	14 MCP CPU Interface	T18_MLB	04/04/2008
14	15 MCP Memory Interface	T18_MLB	04/04/2008
15	16 MCP Memory Misc	T18_MLB	04/04/2008
16	17 MCP PCIe Interfaces	T18_MLB	04/04/2008
17	18 MCP Ethernet & Graphics	T18_MLB	04/04/2008
18	19 MCP PCI & LPC	T18_MLB	04/04/2008
19	20 MCP SATA & USB	T18_MLB	04/04/2008
20	21 MCP HDA & MISC	T18_MLB	06/26/2008
21	22 MCP Power & Ground	T18_MLB	04/04/2008
22	25 MCP Standard Decoupling	T18_MLB	04/04/2008
23	26 MCP Graphics Support	T18_MLB	12/12/2007
24	28 SB Misc	RAYMOND	04/05/2008
25	29 FSB/DDR3 Vref Margining	BEN	03/31/2008
26	31 DDR3 SO-DIMM Connector A	BEN	06/30/2008
27	32 DDR3 SO-DIMM Connector B	BEN	05/09/2008
28	33 DDR3 Support	T18_MLB	04/04/2008
29	34 Right Clutch Connector	YITE	04/22/2008
30	35 SECUREDIGITAL CARD READER	VENURI	01/30/2009
31	37 Ethernet PHY (RTL8211CL)	SUMA	05/23/2008
32	38 Ethernet & AirPort Support	SUMA	07/01/2008
33	39 ETHERNET CONNECTOR	SUMA	04/04/2008
34	41 FireWire LLC/PHY (FW643)	K19_MLB	11/02/2008
35	42 FireWire Port Power	YUN_K19_MLB	12/22/2008

Page	Contents	Date	Sync
36	43 FireWire Ports	11/02/2008	K19_MLB
37	45 SATA Connectors	12/04/2008	K19_MLB
38	46 External USB Connectors	01/18/2008	YUAN.MA
39	48 Front Flex Support	05/28/2008	YUAN.MA
40	49 SMC	06/26/2008	T18_MLB
41	50 SMC Support	05/28/2008	YUAN.MA
42	51 LPC+SPI Debug Connector	05/09/2008	CHANGZHANG
43	52 K24 SMBUS CONNECTIONS	04/21/2008	BEN
44	53 VOLTAGE SENSING	02/04/2008	YUNWU
45	54 Current Sensing	12/17/2008	YUNWU
46	55 Thermal Sensors	03/20/2008	YUNWU
47	56 Fan	01/18/2008	CHANGZHANG
48	57 WELLSPRING 1	04/22/2008	YUAN.MA
49	58 WELLSPRING 2	05/09/2008	YUAN.MA
50	59 SMS	06/26/2008	YUNWU
51	61 SPI ROM	05/02/2008	CHANGZHANG
52	62 AUDIO: CODEC/REGULATOR	03/04/2009	AUDIO
53	63 AUDIO: LINE INPUT FILTER	01/31/2009	AUDIO
54	65 AUDIO: HEADPHONE FILTER	02/03/2009	AUDIO
55	66 AUDIO: SPEAKER AMP	12/18/2008	AUDIO
56	67 AUDIO: JACK	03/20/2009	AUDIO
57	68 AUDIO: JACK TRANSLATORS	03/20/2009	AUDIO
58	69 DC-In & Battery Connectors	12/11/2008	YUNWU
59	70 PBUS Supply/Battery Charger	01/31/2008	RAYMOND
60	72 5V/3.3V SUPPLY	02/08/2008	RAYMOND
61	73 1.5V/0.75V DDR3 SUPPLY	01/31/2008	RAYMOND
62	74 IMVP6 CPU VCore Regulator	01/31/2008	RAYMOND
63	75 MCP CORE REGULATOR	12/10/2008	K19_MLB
64	76 CPU VTT(1.05V) SUPPLY	02/08/2008	RAYMOND
65	77 MISC POWER SUPPLIES	01/23/2008	RAYMOND
66	78 POWER SEQUENCING	12/11/2008	YUAN.MA
67	79 POWER FETS	12/11/2008	YUAN.MA
68	80 LVDS CONNECTOR	04/04/2008	NNMARTIN
69	93 DISPLAYPORT SUPPORT	04/18/2008	AMASON
70	94 DisplayPort Connector	06/30/2008	AMASON

Page	Contents	Date	Sync
71	97 LCD BACKLIGHT DRIVER	12/05/2008	KIRAN
72	98 LCD Backlight Support	06/30/2008	YITE
73	100 CPU/FSB Constraints	01/04/2008	T18_MLB
74	101 Memory Constraints	01/04/2008	T18_MLB
75	102 MCP Constraints 1	01/04/2008	T18_MLB
76	103 MCP Constraints 2	12/14/2007	T18_MLB
77	104 Ethernet Constraints	03/19/2008	T18_MLB
78	105 FireWire Constraints	12/01/2008	K19_MLB
79	106 SMC Constraints	01/04/2008	T18_MLB
80	107 K24 SPECIAL CONSTRAINTS	M97_MLB	
81	109 K24 RULE DEFINITIONS	M97_MLB	

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7898	1	SCHEM,MLB,K24	SCH	CRITICAL	
820-2530	1	PCBF,MLB,K24	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :		drafter	/	design ck	/
X.XX :		eng appd	/	mfg appd	/
X.XXX :		angles	/	qa appd	/
NOTICE OF PROPRIETARY PROPERTY					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING					
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART					
SCHEM,MLB,K24					
DO NOT SCALE DRAWING	RELEASE	SCALE	TITLE		
	/	NONE			
THIRD ANGLE PROJECTION	MATERIAL/FINISH	SIZE	DRAWING NUMBER	051-7898	REV. A
	NOTED AS APPLICABLE	D			
			SHT	1	OF 81

D

D

C


C

B

B

A

A



System Block Diagram

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	81

K24 POWER SYSTEM ARCHITECTURE



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL
085-0741	K24 MLB DEVELOPMENT BOM	K24_DEVEL_PVT

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PVT,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROG,SMC_PROG,IR_PROG,WELLSPRING_PROG
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3646	1	PDC,SLG8E,PRQ,2.0,25W,1066,HO,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3704	1	PDC,SLGE2,PRQ,2.26,25W,1066,RO,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC,SLB4N,PRQ,2.4,25W,1066,HO,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3756	1	PDC,SLGFPG,PRQ,2.53,25W,1066,RO,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC,SLGLA,PRQ,2.66,25W,1066,EO,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710	1	IC,GMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03

Programmable Parts

338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC_BLANK
341S2445	1	IC,SMC,K24	U4900	CRITICAL	SMC_PROG
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC,PRGRM,EFI BOOTROM,UNLOCK,K24	U6100	CRITICAL	BOOTROM_PROG
338S0375	1	IC,CY7C6833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97	U4800	CRITICAL	IR_PROG
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLP,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503	1	IC,PRGRM,WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROG


LOCKED BOOTROM APN IS 341S2443

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	FEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
516-0213	516-0201		ALL	MOLEX AS ALTERNATE
516S0709	516S0706		ALL	MOLEX AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

K24 BOARD STACK-UP**BOM Configuration**

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Revision History

D

D

C

C

B

B

A

A

<http://24hcongnghe.org>

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

Revision History

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	5	81	

Functional Test Points

Fan Connectors	
TRUE	PP5V_S0 (NEED 3 TP)
TRUE	FAN_RT_PWM 4784
TRUE	FAN_RT_TACH 4704
(NEED TO ADD 3 GND TP)	
MIC FUNC_TEST	
TRUE	BI_MIC_LO 56C2 57B1
TRUE	BI_MIC_HI 56C2 57B1
TRUE	BI_MIC_SHIELD 56C2 57B1
SPEAKER FUNC_TEST	
TRUE	SPKRAMP_L_N_OUT 55A2 56B2
TRUE	SPKRAMP_L_P_OUT 55B2 56B2
TRUE	SPKRAMP_R_N_OUT 55C2 56A2
TRUE	SPKRAMP_R_P_OUT 55C2 56B2
TRUE	SPKRAMP_SUB_N_OUT 55B2 56B2
TRUE	SPKRAMP_SUB_P_OUT 55C2 56B2
THERMAL FUNC_TEST	
TRUE	MCPTHMSNS_D2_P 46B5 8D03
TRUE	MCPTHMSNS_D2_N 46B5 8D03
LVDS FUNC_TEST	
TRUE	PP3V3_LCDVDD_SW_F 6C3 6B2
TRUE	PP3V3_SO_LCD_F 6B3
TRUE	PPVOUT_SO_LCDBKLT 6C3 6B02 71C1
TRUE	LVDS_IG_DDC_CLK 17B3 6B05
TRUE	LVDS_IG_DDC_DATA 17A3 6B05
TRUE	LVDS_IG_A_DATA_N<0> 17B3 6B2 75B3
TRUE	LVDS_IG_A_DATA_P<0> 17B3 6B2 75B3
TRUE	LVDS_IG_A_DATA_N<1> 17B3 6B2 75B3
TRUE	LVDS_IG_A_DATA_P<1> 17B3 6B2 75B3
TRUE	LVDS_IG_A_DATA_N<2> 17B3 6B2 75B3
TRUE	LVDS_IG_A_DATA_P<2> 17B3 6B2 75B3
TRUE	LVDS_IG_A_CLK_F_N 6B2 75B3
TRUE	LVDS_IG_A_CLK_F_P 6B2 75B3
TRUE	LED_RETURN_1 6B03 71B1
TRUE	LED_RETURN_2 6B03 71B1
TRUE	LED_RETURN_3 6B03 71B1
TRUE	LED_RETURN_4 6B03 71B1
TRUE	LED_RETURN_5 6B03 71B1
TRUE	LED_RETURN_6 6B03 71B1
TRUE	TP_BKL_SYNC 6B02
(NEED TO ADD 5 GND TP)	
SATA ODD Conn	
TRUE	PP5V_SW_ODD (NEED 4 TP) 6C3 37D3
TRUE	SMC_ODD_DETECT 37C7 40B8
TRUE	SATA_ODD_D2R_C_P 37C6 75A3
TRUE	SATA_ODD_D2R_C_N 37C6 75A3
TRUE	SATA_ODD_R2D_P 37C6 75A3
TRUE	SATA_ODD_R2D_N 6A7 37C6 75A3
(NEED TO ADD 4 GND TP)	
SATA HDD/IR/SIL	
TRUE	PP5V_S0_HDD_FLT (NEED 4 TP) 6C3 37B6
TRUE	SATA_HDD_R2D_P 37A5 75A3
TRUE	SATA_HDD_R2D_N 37A5 75A3
TRUE	SATA_HDD_D2R_C_P 37B5 75A3
TRUE	SATA_HDD_D2R_C_N 37B5 75A3
TRUE	SYS_LED_ANODE_R 37A7
TRUE	IR_RX_OUT 37A7 39D4
TRUE	PP5V_S3_IR_R 37A7
(NEED TO ADD 4 GND TP)	
BATT POWER Conn	
TRUE	SMBUS_SMC_BSA_SCL 6A7 43C5 79D3
TRUE	SMBUS_SMC_BSA_SDA 43C5 79D3
TRUE	SYS_DETECT_L 59A8
TRUE	BATT_POS_F (NEED 3 TP) 58A7 5B88 59A3
(NEED TO ADD 3 GND TP)	
BATT SIGNAL Conn	
TRUE	PP3V42_G3H (NEED 3 TP)
TRUE	SMBUS_SMC_BSA_SCL 6A7 43C5 79D3
TRUE	SMBUS_SMC_BSA_SCL 6A7 43C5 79D3
TRUE	SMC_BIL_BUTTON_L 40C5 58C4
TRUE	SMC_LID_R 58C2
(NEED TO ADD 5 GND TP)	

RIGHT CLUTCH Conn	
TRUE	PP5V_S3_BT CAMERA_F 29C7
TRUE	PCIE_MINI_D2R_P 16B6 29C7 75D3
TRUE	PCIE_MINI_D2R_N 16B6 29C7 75D3
TRUE	PCIE_MINI_R2D_P 29C7 75D3
TRUE	PCIE_MINI_R2D_N 29C7 75D3
TRUE	PCIE_CLK100M_MINI_CONN_P 29C7 75D3
TRUE	PCIE_CLK100M_MINI_CONN_N 29C7 75D3
TRUE	USB_CAMERA_CONN_P 29B7 76C3
TRUE	USB_CAMERA_CONN_N 29B7 76C3
TRUE	PP5V_WLAN 6C3 29C5 (NEED 2 TP)
TRUE	PCIE_WAKE_L 16B6 29C7
TRUE	SMBUS_SMC_A_S3_SCI 6C3 43D2 79D3
TRUE	SMBUS_SMC_A_S3_SDA 6C3 43D2 79D3
TRUE	CONN_USB2_BT_P 29B7 76C3
TRUE	CONN_USB2_BT_N 29B7 76B3
TRUE	MINI_CLKREQ_O_L 29C7
TRUE	MINI_RESET_CONN_L 29A7
(NEED TO ADD 6 GND TP)	
IPD_FLEX_CONN	
TRUE	PP3V3_S3_LDO 6C3 49B4 49C3
TRUE	PP18V5_S3 6C3 49C1 49D3
TRUE	Z2_CS_L 48C8 49C3
TRUE	Z2_DEBUG3 48C8 49C3
TRUE	Z2_MOSI 48C8 49C3
TRUE	Z2_MISO 48C8 49C3
TRUE	Z2_SCLK 48C8 49C3
TRUE	Z2_BOOST_EN 49C3 49C5
TRUE	Z2_HOST_INTN 48D8 49C3
TRUE	Z2_CLKIN 48C6 49C3
TRUE	Z2_KEY_ACT_L 48C8 49C1
TRUE	Z2_RESET 48C8 49C1
TRUE	PSOC_MISO 48C8 49C1
TRUE	PSOC_MOSI 48C8 49C1
TRUE	PSOC_SCLK 48C8 49C1
TRUE	SMBUS_SMC_A_S3_SDA 6D5 43D2 79D3
TRUE	SMBUS_SMC_A_S3_SCL 6D5 43D2 79D3
TRUE	PSOC_F_CS_L 48C8 49C1
TRUE	PICKB_L 48D8 49C1
KEYBOARD Conn	
TRUE	PP3V3_S3 6D3 7D3
TRUE	PP3V42_G3H 6A7 6D3 7D1
TRUE	WS_KBD1 48C6 48D2
TRUE	WS_KBD2 48C6 48D2
TRUE	WS_KBD3 48C6 48D2
TRUE	WS_KBD4 48C6 48D2
TRUE	WS_KBD5 48C6 48D2
TRUE	WS_KBD6 48C6 48D2
TRUE	WS_KBD7 48C6 48D2
TRUE	WS_KBD8 48C6 48D2
TRUE	WS_KBD9 48C6 48D2
TRUE	WS_KBD10 48C6 48D2
TRUE	WS_KBD11 48C6 48D2
TRUE	WS_KBD12 48C6 48D2
TRUE	WS_KBD13 48C6 48D2
TRUE	WS_KBD14 48C2 48C6
TRUE	WS_KBD15_CAP 48C2
TRUE	WS_KBD16_NUM 48C2
TRUE	WS_KBD17 48C2 48D6
TRUE	WS_KBD18 48C2 48D7
TRUE	WS_KBD19 48C2 48D7
TRUE	WS_KBD20 48C2 48D7
TRUE	WS_KBD21 48C2 48D7
TRUE	WS_KBD22 48C2 48D7
TRUE	WS_KBD23 48C2 48D7
TRUE	WS_KBD_ONOFF_L 48C2
TRUE	WS_LEFT_SHIFT_KBD 48B3 48B5 48C2
TRUE	WS_LEFT_OPTION_KBD 48B3 48B5 48C2
TRUE	WS_CONTROL_KBD 48B3 48B5 48C2
(NEED TO ADD 1 GND TP)	
KBD BACKLIGHT Conn	
TRUE	KBDLED_ANODE (NEED 2 TP) 49A4
TRUE	SMC_KDBLED_PRESENT_L 49A4 49A6
(NEED TO ADD 2 GND TP)	

DEBUG VOLTAGE	
TRUE	PPVCORE_S0_CPU 7D7
TRUE	PPVCORE_S0_MCP 7C7
TRUE	PP0V75_S0 7C7
TRUE	PP1V05_S0 7C6
TRUE	PP1V5_S0 7B6
TRUE	PP5V_S0 6D7 7D5
TRUE	PP3V3_S0 7D5
TRUE	PP1V5_S3 7D3
TRUE	PP3V3_S3 6B5 7D3
TRUE	PP5V_S3 7C3
TRUE	PP1V1V05_S5 7B3
TRUE	PP3V3_S5 7B3
TRUE	PP3V42_G3H 6A7 6B5 7D1
TRUE	PPBUS_G3H 7C1
TRUE	PP3V3_ENET_PHY 7B5
TRUE	PP1V2R1V05_ENET 7B5
TRUE	PP3V3_G3_RTC 20C8 21A5 24D4
TRUE	PP5V_WLAN 6D5 29C5
TRUE	PP5V_SW_ODD 6B7 37D3
TRUE	PP5V_SO_HDD_FLT 6B7 37B6
TRUE	PP3V3_S5_AVREF_SMC 40D4 41C6
TRUE	PP18V5_S3 6C5 49C1 49D3
TRUE	PP3V3_S3_LDO 6C5 49B4 49C3
TRUE	PP3V3_LCDVDD_SW_F 6C7 6B2
TRUE	PPVOUT_SO_LCDBKLT 6C7 6B2 71C1
TRUE	PP4V5_AUDIO_ANALOG 52A5 52D2 52D7
TRUE	SMC_PM_G2_EN 40D5 60C5 66D8
TRUE	PM_SLP_S4_L 20C3 40C5 41A2 66C8
TRUE	PM_SLP_S3_L 20C3 32B7 35A5 40C5 66D5 70D8
(NEED TO ADD 4 GND TP)	
DC POWER Conn	
TRUE	PP18V5_DCIN_FUSE (NEED 3 TP) 5B06
TRUE	ADAPTER_SENSE 5B07
(NEED TO ADD 4 GND TP)	

FUNC TEST

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY









THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT 6	OF 81	

"S0, S0M" RAILS**"S3" RAILS****"G3H" RAILS****"FIREWIRE" RAILS****"S5" RAILS****Power Aliases**

SYNC_MASTER=BEN

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
NONE	SHT	81

PEX & SATA AVDD/DVDD aliases

8

7

6


5

4

3

2

1



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
870-1801	6	POGO PIN, SHORT, EMI, MLB, K19/K24	ZS0900, ZS0901, ZS0902, ZS0903, ZS0908, ZS0909	CRITICAL	

SIGNAL ALIAS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

<http://24hcongnghe.org>

D

C

B


A

D

C

B

A



D

D

C


C

B

B

A

A

**CPU Power & Ground**

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	10 OF 81

Current numbers from Merom for Santa Rosa EMTS, doc #20905.


CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805

PLACEMENT_NOTE (C1200-C1219):




PLACEMENT_NOTE (C1240-C1243):




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402



CPU Decoupling

SYNC_MASTER=RAYMOND SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	11	81	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.

MCP79-specific pinout



Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port(MiniXDP)		
SYNC_MASTER=K19_MLB	SYNC_DATE=11/07/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE D SCALE NONE	DRAWING NUMBER 051-7898 SHT 12 OF 81

The diagram illustrates the MCP79-TOPO-B BGA package with its various pins and connection points. The package is a square grid of pins, with specific pins labeled as follows:

- Pin 6:** FSB_D
- Pin 5:** DSTB
- Pin 4:** L<0>
- Pin 3:** P<0>
- Pin 140:** CPU
- Pin 140:** DSTB_P0# (labeled as T40)
- Pin 140:** D0# (labeled as Y43)
- Pin 140:** FSB_D (labeled as Y43)

Other labels include "OMIT" and "U1400 MCP79-TOPO-B BGA (1 OF 11)". The diagram also shows the package's footprint on a PCB with reference designators 73D3, 9C4, and RT.

D

I

C


1

B

6


A

2008



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number)

5 www.vinafix.vn 4




D

C

B


A

MEMORY PARTITION 0



C

MEMORY PARTITION 1



C

B

A

MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	14
OF			81

D

D

C


C

B

B

A

A



D

D

C

C


B

B

A

A

FLAT PANEL





GPIOs 57-59 (if LCD panel is used):

In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V SO). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:

Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20K) required in all cases.

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.	D	051-7898	4.7.0
			SCALE	SHT	OF
NONE					



8

7

6

5

4

3

2

1



D

D

PCI

LPC

GND



MCP PCI & LPC

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	18	81	

8

7

6

5

4

3

2

1

<http://24hcongngh.org>

D

D

C


C

B

B

A

A



MCP SATA & USB		
SYNC_MASTER=T18_MLB		SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT	OF
NONE	19	81


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



www.vinifix.vn

D

D



C

C

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB	SYNC_DATE=06/26/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
SIZE D	DRAWING NUMBER 051-7898
SCALE NONE	REV. 4.7.0
SHT 20	OF 81



<http://24hcongngh.org>

D

D

C



C

B

B

A


A




MCP Power & Ground		
SYNC_MASTER=T18_MLB	SYNC_DATE=04/04/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	21	81	

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



<http://24hcongnghe.org>



D

D

C

C

B

B


A

A

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
REMOVE HDCP ROMS

MCP Graphics Support													
SYNC_MASTER=T18_MLB	SYNC_DATE=12/12/2007												
NOTICE OF PROPRIETARY PROPERTY													
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:													
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE													
II NOT TO REPRODUCE OR COPY IT													
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART													
APPLE INC.	<table border="1"> <tr> <td>SIZE</td><td>DRAWING NUMBER</td><td>REV.</td></tr> <tr> <td>D</td><td>051-7898</td><td>4.7.0</td></tr> <tr> <td>SCALE</td><td>SHT</td><td>OF</td></tr> <tr> <td>NONE</td><td>23</td><td>81</td></tr> </table>	SIZE	DRAWING NUMBER	REV.	D	051-7898	4.7.0	SCALE	SHT	OF	NONE	23	81
SIZE	DRAWING NUMBER	REV.											
D	051-7898	4.7.0											
SCALE	SHT	OF											
NONE	23	81											



Page Notes


Power aliases required by this page:					
- =PP3V3_S3_VREFMRGN					
- =PP3V3_S5_VREFMRGN					
- =PPVTT_S3_DDR_BUF					
Signal aliases required by this page:					
- =I2C_VREFDACS_SCL					
- =I2C_VREFDACS_SDA					
- =I2C_PCA9557D_SCL					
- =I2C_PCA9557D_SDA					
BOM options provided by this page:					
VREFMRGN					
NO_VREFMRGN					

MEM A	VREF	DQ	MEM A	VREF	CA	MEM B	VREF	DQ	MEM C	VREF	CA	CPU	FSB	VREF
DAC channel	A		B	A		B	A		C					
Min DAC code	0x00		0x00	0x00		0x00	0x00		0x55					
Max DAC code	0x87		0x87	0x87		0x87	0x87							
Max sink I	-3.75 mA		-3.75 mA	-3.75 mA		-3.75 mA	-3.75 mA		-0.91 mA					
Max source I	5 mA		5 mA	5 mA		5 mA	5 mA		0.52 mA					
Nominal Vref	0.75 V		0.75 V	0.75 V		0.75 V	0.75 V		0.70 V					
Min Vref	0.375 V		0.375 V	0.375 V		0.375 V	0.375 V		0.091 V					
Max Vref	1.250 V		1.250 V	1.250 V		1.250 V	1.250 V		1.044 V					
Vref Stepping	6.5 mV		6.5 mV	6.5 mV		6.5 mV	6.5 mV		11.2 mV					

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.

=PPVTT_S3_DDR_BUF

61DB 7C4 10mA max load



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES_MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES_MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN

SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D		
None	SHT	25	81

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_B3_MEM_A
- =PP0V75_SO_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)




Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA



BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



516-0201



SPD ADDR=0xA0(WR)/0xA1(RD)

"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYNC_MASTER=BEN

SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.	D		
			051-7898	4.7.0	
SCALE	SHT	OF	None	26	81



APPLE INC.

Page Notes



```
Power aliases required by this page:  
- =PPIV5_SO_MEM_B  
- =PPIV5_S3_MEM_B  
- =PPOV75_SO_MEM_VTT_B  
- =PPSPD_SO_MEM_B (2.5 - 3.3V)  


---


  
Signal aliases required by this page:  
- =I2C_SDODIMM_SCL  
- =I2C_SDODIMM_SDA  


---

  
BON options provided by this page:  
(NONE)
```



DDR3 GROUND RETURN CAPS (MCP SIDE)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B			
SYNC_MASTER=BEN	SYNC_DATE=05/09/2008		
NOTICE OF PROPRIETARY PROPERTY			
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>			
PLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 27	OF 81

D

D

C

C

B


B

A

A

DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.




DDR3 Support

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	81
None	28	81	



<http://24hcongnghe.org>

D

D

C


C

B

B

A

A



<http://24hcongnghe.org>

D

D

C


C

B

B

A

A



Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA SYNC_DATE=05/23/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	31	81	


3.3V ENET FET




WLAN Enable Generation

"WLAN" = ("S3" & "AP_PWR_EN" && ("AC" || "SO"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




1.05V ENET FET



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=SUMA

SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II. NOT TO REPRODUCE OR COPY IT

III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	32	81	

- COPY THIS PAGE FROM K36 CSA.39

http://24hcongnghe.org

D

D

C


C

B

B

A

A

**ETHERNET CONNECTOR**

SYNC_MASTER=SUMA SYNC_DATE=04/04/2008



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	33	81	

<http://24hcongnghe.org>

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0558	1	RES, 0.68 OHM, 1%, 0402, SMD	R4100	CRITICAL	



FireWire LLC/PHY (FW643)

SYNC_MASTER=K19_MLB SYNC_DATE=11/02/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	34	81	

Page Notes

```
Power aliases required by this page:  
- =PPBUS_S5_FWPOWERSW (system supply for bus power)  
- =PPV3_FW_LATEVGA_ACTIVE  
- =PPVP_FW_SUMNODE (power passthru summation node)
```

Signal aliases required by this part
(NONE)



Page Notes

Power aliases required by this page:

- =PPV3_FW_PORT1
- =PPV3_FW_LATEVG

- =GND_CHASSIS_FW_PORT1

- =GND_CHASSIS_FW_EMI_R

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps


Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




Termination


Place close to FireWire PHY



Cable Power




PORT 1 BILINGUAL



514S0605

Late-VG Protection Power



FireWire Ports

SYNC_MASTER=K19_MLB SYNC_DATE=11/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	36	81	

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD



SATA HDD/IR/SIL



SATA Connectors

SYNC_MASTER=K19_MLB SYNC_DATE=12/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.	
		D	051-7898
SCALE	SHT	OF	
NONE	37	81	



APPLE INC.

D

D

C

C


B

B


A

A


Port Power Switch




USB PORT A (FRONT PORT)



USB/SMC Debug Mux




USB PORT B (BACK PORT)



External USB Connectors
 SYNC_MASTER=YUAN.MA
 SYNC_DATE=01/18/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	38	81	

**Front Flex Support**

SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
		D	051-7898	
	SCALE	SHT	OF	4.7.0
		NONE	39	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

<http://24hcongnghe.org>

D

D

C




C

B

B

A

A




NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SMC	
SYNC_MASTER=T18_MLB	SYNC_DATE=06/26/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.	
		D	051-7898
SCALE	SHT	OF	
NONE	40	81	


8 7 6 5 4 3 2 1


<http://24hcongnghe.org>





LPC+SPI Connector


Alternate SPI ROM Support







PBUS VOLTAGE SENSE ENABLE & FILTER



VOLTAGE SENSING

SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	44	81	




APPLE INC.

D

D


MCP VCore Current Sense Filter



D

D


MCP MEM VDD Current Sense



C

C


CPU 1.05V AND CPU VCORE HIGH SIDE CURRENT SENSE




B

B

CPU VCore Load Side Current Sense / Filter



BMON CURRENT SENSE



A

A

Current Sensing

SYNC_MASTER=YUNWU SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.	D		
			051-7898	4.7.0	
SCALE	SHT	OF	None	45	81



CPU T-Diode Thermal Sensor



MCP T-Diode Thermal Sensor



REPLACED 518S0521 WITH 518S0519

Thermal Sensors

SYNC_MASTER=YUNWU SYNC_DATE=03/20/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II. NOT TO REPRODUCE OR COPY IT

III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	46	81	

D

D

C


C

B

B

A

A


**Fan**

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	47	81	




http://24hcongnghe.org

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION
- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812_R5813_C5818 MODIFIED




IPD FLEX CONNECTOR



3V3 LDO FOR IPD



KEYBOARD BACKLIGHT DRIVING AND DETECTION



KBD BACKLIGHT CONNECTOR

WELLSPRING 2			
SYNC_MASTER=YUAN.MA	SYNC_DATE=05/09/2008		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
	SCALE	SHT	OF
	NONE	49	81

D

D

C

C

B


B

A


A

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

SMS	
SYNC_MASTER=YUNWU	SYNC_DATE=06/26/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
APPLE INC.	SIZE DRAWING NUMBER D 051-7898 4.7.0 SCALE NONE SHT 50 OF 81

D

D

C


C

B

B

A

A




MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected with R6190, R6191, R5190 and R5191

SPI ROM		
SYNC_MASTER=CHANGZHANG	SYNC_DATE=05/02/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.		REV. 4.7.0
SIZE	D 051-7898	OF
SCALE	None	SHT 51


<http://24hcongnghe.org>

AUDIO CODEC
APPLE P/N 353S2355



4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456



NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO: CODEC/REGULATOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER	SIZE		REV.
	D	051-7898	
None	52	81	4.7.0

D


D

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
 FC_HP = 3.6 HZ
 FC_LP = 43KHZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS

C

C



B

B

A

A

AUDIO: LINE INPUT FILTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	OF





<http://24hcongnghe.org>

FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL
RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).

D

D


ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



C


C

MAX9724 GAIN/FILTER COMPONENTS
AV_PB = -1V/V, FC_LPF = 35.2KHZ



B

B



A

A

AUDIO: HEADPHONE FILTER	
SYNC_MASTER=AUDIO	SYNC_DATE=02/03/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	54	OF
None		81	

http://24hcongnghe.org

SATELLITE & SUB TWEETER AMPLIFIER

APN: 353S2524

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 6DB

**AUDIO0: SPEAKER AMP**

SYNC_MASTER=AUDIO SYNC_DATE=12/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	55 OF 81

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX


http://24hcongngh.org



<http://24hcongnghe.org>

CODEC OUTPUT SIGNAL PATHS

CODEC INPUT SIGNAL PATHS



AUDIO: JACK TRANSLATORS


SYNC_MASTER=AUDIO SYNC_DATE=03/20/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II. NOT TO REPRODUCE OR COPY IT
III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	OF

MagSafe DC Power Jack



1-Wire OverVoltage Protection


BIL CONNECTOR



$$V_{out} = 1.25V * (1 + Ra / Rb)$$

518-0359

BATTERY CONNECTOR



DC-In & Battery Connectors


SYNC_MASTER=YUNWU SYNC_DATE=12/11/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.		SIZE	DRAWING NUMBER	REV.
		D	051-7898	4.7.0
SCALE	SHT	OF		
NONE	58	81		

PBUS SUPPLY / BATTERY CHARGER



A

BATTERY CHARGE LIMITING FETS



PBUS Supply/Battery Charger
SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II. NOT TO REPRODUCE OR COPY IT

III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

D

C


C

B

B

AMON PULLDOWN LOGIC

A



SIZE	DRAWING NUMBER	REV.	
		D	4.7.0
SCALE	051-7898	SHT	4
NONE	59	OF	81

5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$

D

D

C

C

B


B

A

A

MAX CURRENT = 8A
PWM FREQ. = 300 KHZ

=PP5V_S3_REG
VOLTAGE=5V



5V / 3.3V SUPPLY

SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II. NOT TO REPRODUCE OR COPY IT


III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V3.

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	60	81	



1.5V/0.75V(DDR3) POWER SUPPLY



STATE	PM_SLP_S4_L	PM_SLP_S3_L		PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH		1.5V	0.75V
S3	HIGH	LOW		1.5V	0.0V
S5/G3HOT	LOW	LOW		0.0V	0.0V

1.5V/0.75V DDR3 SUPPLY

SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7898	REV. 4.7.0
	SCALE NONE	SHT 61 OF 81	

<http://24hcongnghe.org>



IMVP6 CPU VCORE REGULATOR

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 OCSET	0.25 MM	0.20 MM
IMVP6 VSUM	0.25 MM	0.20 MM
GND IMVP6 SGND	0.50 MM	0.20 MM
IMVP6 VO	0.25 MM	0.20 MM
IMVP6 DROOP	0.25 MM	0.20 MM
IMVP6 FB2	0.25 MM	0.20 MM
IMVP6 FB	0.25 MM	0.20 MM
IMVP6 COMP	0.25 MM	0.20 MM
IMVP6 RBIAS	0.25 MM	0.20 MM
IMVP6 VDIFF	0.25 MM	0.20 MM
IMVP6 FB	0.25 MM	0.20 MM
IMVP6 COMP	0.25 MM	0.20 MM
IMVP6 VW	0.25 MM	0.25 MM
IMVP6 RTN	0.25 MM	0.25 MM
IMVP6 VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCORE Regulator

SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7898	4.7.0
SCALE	SHT 62	OF 81



MCP VCORE POWER SUPPLY



MCP CORE REGULATOR

SYNC_MASTER=K19_MLB SYNC_DATE=12/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II. NOT TO REPRODUCE OR COPY IT

III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.		SIZE	DRAWING NUMBER	REV.
		D	051-7898	4.7.0
SCALE	SHT	OF		
NONE	63	81		

CPUVTT POWER SUPPLY



CPU VTT(1.05V) SUPPLY

SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

		SIZE	DRAWING NUMBER	REV.
		D	051-7898	4.7.0
SCALE	SHT	64	OF	81
None				




APPLE INC.

1.8V SO SWITCHER




1.05V SO PLL LDO



$$V_{OUT} = 0.8V * (1 + RA / RB)$$

MCP 1.05V S5 (AUXC) SUPPLY



$$V_{OUT} = 0.8V * (1 + RA / RB)$$

MISC POWER SUPPLIES

SYNC_MASTER=RAYMOND SYNC_DATE=01/23/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	65 OF 81


8 7 6 5 4 3 2 1

<http://24hcongnghe.org>


3.3V S3 FET



3.3V SO FET





5.0V SO FET




1.5V SO FET

(1.5V SO FET FOR DDR3 MEM, MCP79 AND CPU)



MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.



POWER FETS

SYNC_MASTER=YUAN.MA SYNC_DATE=12/11/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	OF

8 7 6 5 4 3 2 1

www.vinifix.vn

<http://24hcongnghe.org>



LVDS CONNECTOR

EVDS CONNECTOR SYNC MASTER=NMAPSYNCS DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

[View Details](#) [Edit](#) [Delete](#)

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I AGREE TO MAINTAIN THE DOCUMENT IN CONFIDENCE

I NOT TO REPRODUCE OR COPY IT

I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	RE
--	------	----------------	----

SIZE DRAWING NUMBER
B 051-2000

051-7898

SCALE SHT OF

NONE 68 81

1

—




APPLE INC

D	051-7898	4 . 7 . 0
SCALE NONE	SHT 68	OF 81

D

D



C

C

B

B

A

A

```

17B6 ==MCP_HDMI_TXC_P      DP_ML_P<3>          70C8 75C3
17B6 ==MCP_HDMI_TXC_N      DP_ML_N<3>          MAKE_BASE=TRUE 70C8 75C3
17B6 ==MCP_HDMI_TXD_P<0>  DP_ML_P<2>          MAKE_BASE=TRUE 70C1 75C3
17B6 ==MCP_HDMI_TXD_N<0>  DP_ML_N<2>          MAKE_BASE=TRUE 70C1 75C3
17B6 ==MCP_HDMI_TXD_P<1>  DP_ML_P<1>          MAKE_BASE=TRUE 70C1 75C3
17B6 ==MCP_HDMI_TXD_N<1>  DP_ML_N<1>          MAKE_BASE=TRUE 70C1 75C3
17B6 ==MCP_HDMI_TXD_P<2>  DP_ML_P<0>          MAKE_BASE=TRUE 70C1 75C3
17B6 ==MCP_HDMI_TXD_N<2>  DP_ML_N<0>          MAKE_BASE=TRUE 70C1 75C3
17B6 ==MCP_HDMI_HPD        DP_HPD              MAKE_BASE=TRUE 70A8
17A3 ==MCP_HDMI_DDC_CLK   DP_TG_DDC_CLK       MAKE_BASE=TRUE 69C8
17A3 ==MCP_HDMI_DDC_DATA  DP_TG_DDC_DATA      MAKE_BASE=TRUE 69C8
17A3 ==MCP_HDMI_DDC_DATA  DP_IG_DDC_DATA      MAKE_BASE=TRUE 69C8

```

DISPLAYPORT SUPPORT

SYNC_MASTER=AMASON SYNC_DATE=04/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	OF
		69	81

Port Power Switch

D

D

C


C

B

B

A

A



DisplayPort Connector

SYNC_MASTER=AMAZON SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D		
NONE		051-7898	4.7.0
SHT		70	81

<http://24hccongnghe.org>

D

D

C


C

B

B

A

A




LCD BACKLIGHT DRIVER

SYNC_MASTER=KIRAN SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II. NOT TO REPRODUCE OR COPY IT
III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	
		D	051-7898
SCALE	NONE	SHT	OF
	81	71	81

**LCD Backlight Support**

SYNC_MASTER=YITE SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	NONE	SHT	72
OF	81		

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADRSTB	*	=2x_DIELECTRIC	?
FSB_Ix	*	=STANDARD	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCsense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGT1	*	=STANDARD	?
CPU_S8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET TYPE	SPACING
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB_D_L<15..0>
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB_DINV_L<0>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<0>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<0>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D3>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<1>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<1>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<2..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<2>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<2>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<3>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<4..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<5..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<6..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<7..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<8..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<9..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<10..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<11..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<12..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<13..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<14..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<15..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<16..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<17..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<18..32>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_N<3..13D6>
FSB_DSTB_50S	FSB_50S	FSB_DSTB	FSB_DSTB_L_P<19..32>
FSB_DSTB			

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK_P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM_A_CLK_N<5..0>
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM_A_CKE<3..0>
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM_A_CS_L<3..0>
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM_A_ODT<3..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_A<14..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_BA<2..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_RAS_L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_CAS_L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM_A_WE_L
MEM_A_DO_BYT0	MEM_40S	MEM_DATA	MEM_A_DQ<7..0>
MEM_A_DO_BYT1	MEM_40S	MEM_DATA	MEM_A_DQ<15..8>
MEM_A_DO_BYT2	MEM_40S	MEM_DATA	MEM_A_DQ<23..16>
MEM_A_DO_BYT3	MEM_40S	MEM_DATA	MEM_A_DQ<31..24>
MEM_A_DO_BYT4	MEM_40S	MEM_DATA	MEM_A_DQ<39..32>
MEM_A_DO_BYT5	MEM_40S	MEM_DATA	MEM_A_DQ<47..40>
MEM_A_DO_BYT6	MEM_40S	MEM_DATA	MEM_A_DQ<55..48>
MEM_A_DO_BYT7	MEM_40S	MEM_DATA	MEM_A_DQ<63..56>
MEM_A_DO_BYT8	MEM_40S	MEM_DATA	MEM_A_DM<0>
MEM_A_DO_BYT9	MEM_40S	MEM_DATA	MEM_A_DM<1>
MEM_A_DO_BYT10	MEM_40S	MEM_DATA	MEM_A_DM<2>
MEM_A_DO_BYT11	MEM_40S	MEM_DATA	MEM_A_DM<3>
MEM_A_BYT4	MEM_40S	MEM_DATA	MEM_A_DM<4>
MEM_A_BYT5	MEM_40S	MEM_DATA	MEM_A_DM<5>
MEM_A_BYT6	MEM_40S	MEM_DATA	MEM_A_DM<6>
MEM_A_BYT7	MEM_40S	MEM_DATA	MEM_A_DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A_DQS_P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A_DQS_N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A_DQS_P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A_DQS_N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A_DQS_P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A_DQS_N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A_DQS_P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A_DQS_N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A_DQS_P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A_DQS_N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A_DQS_P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A_DQS_N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A_DQS_P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A_DQS_N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A_DQS_P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A_DQS_N<7>

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK_P<1..0>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM_B_CLK_N<5..0>
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM_B_CKE<3..0>
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM_B_CS_L<3..0>
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM_B_ODT<3..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_A<14..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_BA<2..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_RAS_L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_CAS_L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM_B_WE_L
MEM_B_DO_BYT0	MEM_40S	MEM_DATA	MEM_B_DQ<7..0>
MEM_B_DO_BYT1	MEM_40		

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
			PCIE_90D	PCIE
PCIE_90D	PCIE	PCIE_MINI_R2D_P		60S 29C7
PCIE_90D	PCIE	PCIE_MINI_R2D_N		60S 29C7
PCIE_MINI_R2D	PCIE	PCIE_MINI_R2D_C_P		16B3 29C5
PCIE_90D	PCIE	PCIE_MINI_R2D_C_N		16B3 29C5
PCIE_MINI_D2R	PCIE	PCIE_MINI_D2R_P		60S 16B6 29C7
PCIE_90D	PCIE	PCIE_MINI_D2R_N		60S 16B6 29C7
PCIE_90D	PCIE	PCIE_FW_R2D_P		34C3
PCIE_90D	PCIE	PCIE_FW_R2D_N		34C3
PCIE_FW_R2D	PCIE	PCIE_FW_R2D_C_P		16B3 34C1
PCIE_90D	PCIE	PCIE_FW_R2D_C_N		16B3 34C1
PCIE_FW_D2R	PCIE	PCIE_FW_D2R_P		16B6 34C1
PCIE_90D	PCIE	PCIE_FW_D2R_N		16B6 34C1
PCIE_90D	PCIE	PCIE_FW_D2R_C_P		34C3
PCIE_90D	PCIE	PCIE_FW_D2R_C_N		34C3
MCP_PEX_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	16C3 29C5
CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N		16C3 29C5
CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_P		60S 29C7
CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_N		60S 29C7
MCP_PEX_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_P	
CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_N		

MCP_PEX_CLK_COMP

MCP_PEX_COMP

MCP_PEX_CLK_COMP

16A6

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.

DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.

Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_90D_HDD	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?	SATA	TOP,BOTTOM	=3X_DIELECTRIC	?
SATA_TERMP	*	8 MIL	?	SATA	TOP,BOTTOM	=3X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

TMDS_TO_TXC	DP_100D	DISPLAYPORT	TMDS_IQ_TXC_P
TMDS_TO_TXC	DP_100D	DISPLAYPORT	TMDS_IQ_TXC_N
TMDS_IQ_TXD	DP_100D	DISPLAYPORT	TMDS_IQ_TXD_P<2..0>
TMDS_IQ_TXD	DP_100D	DISPLAYPORT	TMDS_IQ_TXD_N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C_P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C_N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_IQ_AUX_CH_P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_IQ_AUX_CH_N
DP_AUX_SW	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_P
DP_AUX_SW	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_N
DP_AUX_C	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P
DP_AUX_C	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N
MCP_HDMI_RST	MCP_DV_COMP	MCP_HDMI_RST	17A6 23C7
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_HDMI_VPROBE	17A6 23C7
LVDS_IQ_A_CLK	LVDS_100D	LVDS	LVDS_IQ_A_CLK_P
LVDS_IQ_A_CLK	LVDS_100D	LVDS	LVDS_IQ_A_CLK_F_P
LVDS_IQ_A_CLK	LVDS_100D	LVDS	LVDS_IQ_A_CLK_N
LVDS_IQ_A_CLK	LVDS_100D	LVDS	LVDS_IQ_A_CLK_F_N
LVDS_IQ_A_DATA	LVDS_100D	LVDS	LVDS_IQ_A_DATA_P<2..0>
LVDS_IQ_A_DATA	LVDS_100D	LVDS	LVDS_IQ_A_DATA_N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_N<3..0>

MCP_IFFPAB_RST	MCP_DV_COMP	MCP_IFFPAB_RST	17A3 23C6
MCP_IFFPAB_VPROBE	MCP_DV_COMP	MCP_IFFPAB_VPROBE	17A3 23C6
SATA_HDD_R2D	SATA_90D_HDD	SATA_HDD_R2D_C_P	19D6 37A2
SATA_HDD_R2D	SATA_90D_HDD	SATA_HDD_R2D_C_N	19D6 37A2
SATA_HDD_R2D	SATA_90D_HDD	SATA_HDD_R2D_P	6B7 37A5
SATA_HDD_R2D	SATA_90D_HDD	SATA_HDD_R2D_N	6B7 37A5
SATA_HDD_R2D	SATA_90D_HDD	SATA_HDD_R2D_UF_P	37A4
SATA_HDD_R2D	SATA_90D_HDD	SATA_HDD_R2D_UF_N	37A4
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_P	19D6 37B2
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_N	19D6 37B2
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_C_P	6B7 37B5
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_C_N	6B7 37B5
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_UF_P	37B4
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_UF_N	37B4
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_N	37B4
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_C_P	19D6 37C3
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_C_N	19D6 37C3
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_P	6B7 37C6
SATA_HDD_D2R	SATA_90D_HDD	SATA_HDD_D2R_N	6B7 37C6
SATA_HDD_D2R	SATA_		

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?


SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.



8

7

6

5

4

3

2

1

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD		7.5 MIL		=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE		=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUFO_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

**Ethernet Constraints**

SYNC_MASTER=T18_MLB SYNC_DATE=03/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	77	81	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SS	=55_OHM_SS	=55_OHM_SS	=55_OHM_SS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P 3486 36C4
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N 34C8 36C4
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P 3486 36C4
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N 3486 36B8
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P 3486 36B8
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N 3486 36B8
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P 3486 36B8
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N 3486 36B8
Port 2 Not Used			

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<0> 30C2
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<1> 30C2
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<2> 30C2
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<3> 30C2
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<4> 30C2
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<5> 30C2
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<6> 30C2
I25P SD_DATA	SD_55S	SD_INTERFACE	SD_D<7> 30C2
I30P SD_CLK	SD_55S	SD_INTERFACE	SD_CLK 30C2
I30P SD_CMD	SD_55S	SD_INTERFACE	SD_CMD 30C2

FireWire Constraints

SYNC_MASTER=E19_MLB

SYNC_DATE=12/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	78	81	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
SMBUS_SMC_A_S3_SCL	SMBUS_SMC_A_S3_SCL	SMB_58S	6C5 6D5 43D2
SMBUS_SMC_A_S3_SDA	SMBUS_SMC_A_S3_SDA	SMB_58S	6C5 6D5 43D2
SMBUS_SMC_B_S0_SCL	SMBUS_SMC_B_S0_SCL	SMB_58S	43C2
SMBUS_SMC_B_S0_SDA	SMBUS_SMC_B_S0_SDA	SMB_58S	43C2
SMBUS_SMC_O_S0_SCL	SMBUS_SMC_O_S0_SCL	SMB_58S	43D5
SMBUS_SMC_O_S0_SDA	SMBUS_SMC_O_S0_SDA	SMB_58S	43D5
SMBUS_SMC_BSA_SCL	SMBUS_SMC_BSA_SCL	SMB_58S	6A7 43C5
SMBUS_SMC_BSA_SDA	SMBUS_SMC_BSA_SDA	SMB_58S	6A7 43C5
SMBUS_SMC_MGMT_SCL	SMBUS_SMC_MGMT_SCL	SMB_58S	43B5
SMBUS_SMC_MGMT_SDA	SMBUS_SMC_MGMT_SDA	SMB_58S	43B5

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
CHGR_CSI	CHGR_CSI_P	1TO1_DIFFPAIR	
	CHGR_CSI_N	1TO1_DIFFPAIR	
CHGR_CSO	CHGR_CSO_P	1TO1_DIFFPAIR	
	CHGR_CSO_N	1TO1_DIFFPAIR	

SMC Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	79	81	

8

7

6

5

4

3

2

1

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM_NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

K24 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DIFFPAIR		CHGR_CSO_R_P	45A8 59B3
DIFFPAIR		CHGR_CSO_R_N	45A8 59B3
DIFFPAIR		CPUTHMSNS_D2_P	46C5
DIFFPAIR		CPUTHMSNS_D2_N	46C5
DIFFPAIR		CPU_THERMD_P	9C6 46D5
DIFFPAIR		CPU_THERMD_N	9C6 46D5
DIFFPAIR		ISNS_CPUVTT_P	45B7
DIFFPAIR		ISNS_CPUVTT_N	45B7
DIFFPAIR		ISNS_P1V5SOMCP_P	
DIFFPAIR		ISNS_P1V5SOMCP_N	
DIFFPAIR		ISNS_PVCORESOMCP_P	
DIFFPAIR		ISNS_PVCORESOMCP_N	
DIFFPAIR		MCPTHMSNS_D2_P	6C7 46B5
DIFFPAIR		MCPTHMSNS_D2_N	6C7 46B5
DIFFPAIR		MCP_THMDIODE_P	20C3 46B5
DIFFPAIR		MCP_THMDIODE_N	20C3 46B5

D

D

C

C

B

B

A

A

K24 SPECIAL CONSTRAINTS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7898	4.7.0
SCALE	SHT	OF	
NONE	80	81	

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

K24 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP,ISL2,ISL3,ISL4,ISL5,ISL6,ISL7,ISL8,ISL9,ISL10,ISL11,BOTTOM			NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.151 MM	0.100 MM	=STANDARD	0.224 MM	0.224 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP,BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP,BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP,BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP,BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP,BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET

<tbl_r cells="3" ix="1" maxcspan