

**Project**  
**Code:NVX00**  
**MB Serial Number:**  
**LA-6111P**  
**BOM:**  
**46184736L01/L02**  
**PCB**  
**PN:DAA00001R00**

# NVX00-----LA-6111P


**Callepla Platform, DDR3**  
**BGA Arrandale+PCH**

**2010-04-28**

**REV: 1.0**

Title			
Cover Sheet			
Size	Document Number		Rev
Custom	Bradstreet1.5		0.3
Date:	Wednesday, April 28, 2010	Sheet 1 of 53	

# Block Diagram



Voltage Rails

power plane	B+	+5VALW +3VALW +3V_LAN <sup>1</sup>	+1.5V_MEM V_DDR_REF	+5VS +3VS +1.8VS +1.5VS +0.75VTT +VCCP +CPU_CORE
State				
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	×
S5 S4 AC Plugged	○	○	×	×
S5 S4 Battery only	○	×	×	×
S5 S4 AC+Battery removed	×	×	×	×

NOTE:  
1. S3 state, if without AC ON, +3V\_LAN will be switched off.


SMBUS Control Table

	SOURCE	CLK GEN	PCH	Expansion Board	SODIMM A & B	G-SENSOR	WLAN/WWAN EXPRESS CARD	Giga Lan	THERMAL SENSOR PCH, Arrandale SO-DIMM A&B	THERMAL SENSOR Charger	BATT-1	BATT-2	XDP	Light sensor (LS4653)
SMB_EC_CK1_3A SMB_EC_DA1_3A	KB926	X	X	X	X	Y	X	X	X	X	Y	X	X	Y
SMB_EC_CK2_3A SMB_EC_DA2_3A	KB926	X	Y	X	X	X	X	X	Y	Y	X	Y	X	X
PCH_SMBCLK PCH_SMBDATA	PCH	Y	X	Y	Y	X	Y	X	X	X	X	X	Y	X
LAN_SMBCLK LAN_SMBDATA	PCH	X	X	X	X	X	X	Y	X	X	X	X	X	X

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
CLK GEN	D2	1101 0010
SODIMM A	C0	1100 0000
SODIMM B	C4	1100 0100
G-SENSOR	30	0011 0000
THERMAL SENSOR (PCH)	30	0011 0000
THERMAL SENSOR (Charger)	30	0011 0000
THERMAL SENSOR (Arrandale)	32	0011 0010
THERMAL SENSOR (So-DIMMs)	34	0011 0100
THERMAL SENSOR (Battery-1)	30	0011 0000
THERMAL SENSOR (Battery-2)	TBD	TBD
WLAN	TBD	TBD
WWAN	TBD	TBD
Expansion Board	TBD	TBD
XDP	TBD	TBD
Light sensor	72	0111 0010

Symbol Note :



@ : means just reserve , no build

Debug@ : for LPC debug card, 80 port.


XDP@ : Reserve for CPU XTP debug.

MP@ : Should been staffed while in MP phase.




LPC BUS ADDRESSING/TPOLOGY


DEVICE	HEX	ADDRESS
SIO LPC47N217	2EH	0010 1110
TPM SLB9635TT1.2	4EH	0100 1110
Mini debug port	80	1000 0000





Title			
Schematic Information			
Size	Document Number	Rev	
Custom	Bradstreet	0.01	
Date:	Wednesday, April 28, 2010	Sheet	3 of 53




File			Power Rail
Size	Document Number	Rev	<RevC>
Custom	Document Number	Bradstreet	
Date	Wednesday, April 28, 2010	Sheet	4 of 53
























Current =48A



# POWER





Don't connect to any other power rail, this is package decoupling



Don't connect to any other power rail, this is package decoupling

PROCESSOR Power Rail Table (EDS V1.0)		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VAXG	1.5	22
VccPLL	1.8	1.35
VCORE	0.75	48
VDDR	1.5	3
VTT	1.05	18






Title			
Memory Channel - A			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Wednesday, April 28, 2010	Sheet	13 of 53




# CRT





Need change to same net with LAN switch/USB switch

default 0, need add pull down R? 04/25





DOKKEN\_VGA 0: TO MB ★  
1: TO DOCK

L YN to IN0  
H YN to IN1






add BS"0" to C214 since CRT DDC signals EA test Rising time and Falling time fail.




need 470nh25%/0.3ohm/100mA Bead  
SM01000C600

will update to 470ohm/100MHz bead.






Follow ME advice change PN to DC0600Q1300  
2008-04-01,  
change PCB FT to SUYIN\_070546FR015S2307R\_15P,  
same with JAL70 (A58)  
DVT, 0619



Title		
CRT/Bluetooth/Camera		
Size	Document Number	Rev
Custom	Bradsstreet	<RevCode>
Date:	Wednesday, April 28, 2010	Sheet 15 of 53





Board bottom view

```
*
DP_FWE, Flash BOM Compulsory Rewrite;
    "Low" for normal operation;
    "High", digitizer is in the compulsory rewrite mode.

DP_STOP, Stop signal
    "Low", fix this to 'low' if stop signal is not needed
    "High", Digitizer returns host "NAK" data.
ECP_CPU_HPD
output: High active
DP_ID:
    low--five generation
    high--six generation
```
































































































































Title				
LVDS/SIO				
Size	Document Number			Rev
Custom	Bradstreet			
Date	Wednesday, April 28, 2010		Sheet	16 of 33




Shunt	Clear CMOS
Open	Keep CMOS


ME_CLR#	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers






changed PCH PCIE connection back same as original  
via discussion with Jeff on con-call today.  
01/30/2010 Joyce





Title			
PCH (2/8) PCIE, SMBUS, CLK			
Size	Document Number	Rev	
Custom	Bradstreet	0.1	
Date:	Wednesday, April 28, 2010	Sheet	18 of 53






Boot BIOS Strap		
PCI_GNT#1	PCI_GNT#0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap High = Default



Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled (internally pull down) (Default)



DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH





Title		
PCH (4/8) PCI, USB, VRAM		
Size	Document Number	Rev
Customer	BradeStreet	0.1
Date:	Wednesday, April 28, 2010	Sheet 20 of 53

























DG 0.8 is 10uH Inductor (Page 290)  
Have Internal VRM (DG0.8 Page 293)




All Ix86 Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails




Title		
PCH (7/8) PWR2		
Size	Document Number	Rev
Custom	Bradstreet	0.1
Date	Wednesday, April 28, 2010	Sheet 23 of 53

















Changed LAN CHIP P/N from "SA00002MO90" to "SA00002MO70"  
Joyce 11/26




R1200 Resistor Value:  
3.01 kohm for Hanksville-M LOM  
2.37 kohm for Hanksville-D LOM







DVT, need study, 0619



## DEBUG port





need move to LED board, and the  
color of LED need modify, also the dim adjustment circuit need been added.  
11-12



Title MINI-Card, Debug			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Wednesday, April 28, 2010	Sheet	27 of 53

Expansion Board Conn




EXPANSION_ID0	EXPANSION_ID1	IO Expansion Type
1	1	No any card
1	0	Smart Card + Express Card
0	1	Reserver
0	0	Reserver


need update the CIS symbol  
Foot print update OK  
0416

ACES\_88072-4071  
Need come out a solution for CLK\_48M\_SMC signal  
once no Smart-Card inserted.  
11-03



TPM



Title Expansion, TPM		
Size Custom	Document Number Bradsstreet	Rev <RevCode>
Date: Wednesday, April 28, 2010	Sheet 28	of 53



## HD Audio Codec



SENSE PIN	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT A (PIN 41,39)	DOCK HP
	20k	PORT B (PIN 21,22)	MB MIC
	5.1K	PORT D (PIN 35,36)	Speaker
SENSE B	20k	PORT F (PIN 16,17)	DOCK MIC
	5.1K	PORT I (PIN 32,33)	MB HP




**Compal Electronics, Inc.(KunShan)**




Title	Realtek ALC272 Codec
-------	----------------------

Size	Document Number
Custom	NVX00 LA-6111P

Rev	
0.1	



GAIN0	GAIN1	AV(inv)	INPUT IMPEDANCE
0	0	6dB	90K ohm
0	1	10dB	70K ohm
1	0	15.6dB	45K ohm
1	1	21.6dB	25K ohm




SEL	
0	B0
1	B1 *


Change to SA731157010  
2008-05-26

Change from SA601720010 to SA000016Y10  
2008-12-05


this CONN chose by ME








Change to 1uF, X7R  
SE0000001380 2008-10-14



## LED




Thermal Sensor





Blue Tooth

USI BT solution

MB signal		new BT signal	
1	GND	1	GND
2	USB+	2	USB+
3	USB-	3	USB-
4	HOST_ALERT#	4	BT_ACTIVE (PIO5)
5	BT_ACTIVE	5	BT_Priority/Ch_Clk (PIO4)
6	HW_RADIO_DIS#	6	HW_RADIO_DIS# (PIO3)
7	WLAN_ACTIVE	7	WLAN_ACTIVE/Ch_Data (PIO6)
8	+3.3V	8	+3.3V
9	NC	9	LED (PIO7)
10	GND	10	GND




Camera








Finger Printer






Side button




Top side Board Connect to M/B




ALS SM BUS address: 0111 001  
01/27/2010 Joyce



USB ON MB




USB Over Current





U35 changed P/N from "SA020620000" to "SA00002AS00".  
Joyce 11/27

USB Port 0




USB Port 1







## Power BTN



## BIOS-ROM/SPI




## Discharge




Title			BIOS-ROM/Power-Button		
Size	Document Number				Rev
Custom	Bradstreet				<RevCode>
Date:	Wednesday, April 28, 2010				Sheet 35 of 53

## 01/20/2010




ESD DIODE will add on the Docking bridge board.




Title				
Dock Conn/Keyboard Conn				
Size	Document Number			Rev
Custom	Bradstreet			Code:
Date:	Wednesday, April 28, 2010	Sheet	36 of 53	


### +3VALW to +3VS Transfer




### +5VALW to +5VS Transfer



### +1.5V\_MEM to +1.5VS







### RTC




need update CIS symbol,  
right now symbol is  
MAXELL ML1220T13RE\_2P,  
same with IGT30



for INTEL S3 leakage issue.





### +3VALW to +3V\_ME Transfer






### +1.05V\_LAN to +1.05V\_ME



Title	POWER GOOD+ +3VS/1.5VS/5VS
Size	Document Number
Customer	Customer/Revision
Date	Wednesday, April 28, 2010
Sheet	37 of 53





DC301005580



Vin Detector(080704)			
Min	Tyb	Max	
H-L 16.61	17.234	17.713	
L-H 17.430	17.901	18.384	

Title			
DC-IN			
Size	Document Number	Rev	
	Bradstreet 1.5		
Date:	Wednesday, April 28, 2010	Sheet	39 of 52






## Battery-1

BATT1 CONN:  
Pin1 BATT+  
Pin2 ID  
Pin3 B/I  
Pin4 TS  
Pin5 SMD  
Pin6 SMC  
Pin7 GND



D80416: Modify: TS=>SD, High:Slot 1 (BATT\_A)  
Low Slot 2,  
Cancel TS function, Del PR17, no connect  
BATT\_TEMP  
D80422: ID=>SD, High:Slot 1 (BATT\_A)  
Low Slot 2 (BATT\_B)  
add PR195, PR196

D80424: Customer no  
need "slot detect" by Battery Vendor no support  
so PR196 update into no pop  
D80424: BATT1 CONN, LTCX000P200, new CIS Symbol  
DC010804225, "ALLTO\_C144U2-107A8-L\_7B-T"

## Battery-2




PH1 under CPU botten side :  
CPU thermal protection at 92 degree C  
Recovery at 70 degree C




Title			BATT-CONN/OTP/DC-DETECT
Size	Document Number	Rev	<RevCode>
	Bradstreet 1.5		
Date:	Wednesday, April 28, 2010	Sheet	41 of 52

### Battery Selector



I<sub>ada</sub>=0~3.42A (65W/19V=3.42A)


CP = 45W ; CP point= 2.3684A




CP mode  
 $I_{input} = (1/0.03) (0.05 \cdot V_{ac1m} / 2.39 + 0.05)$   
 $V_{ac1m} = 1V, I_{input} = 2.3684A, 45W$   
 $V_{ac1m} = 0.478V, I_{input} = 2A, 38W$

CC=0.5~1.3A(0.65C)  
 $I_{REF} = 1.695 \cdot I_{charge}$   
 $I_{REF} = 0.847V \sim 2.2V$

Li-ion battery, 103450 size, 4S LI-ON cells, 2000MAH/3.7V





091110:  
+3VALWP:  
TDC 4.1A  
Peak 5.8A  
PR152:330K  
OCP: 6.26~9.13A




091110:  
+5VALWP:  
TDC 4.6A  
Peak 6.56A  
PR151:309K  
OCP: 7.56~10.19A

080418: add PR133,  
Pop PR157 --400kHz/500kHz for digitizer issue\_investigation  
Pop PR158 -- 300kHz/00kHz.  
080704:net "2VREF\_ISL6237" put on PR158 pin2




Title			
1.05VS&1.5V			
Size	Document Number	Rev	
Customer	Bradstreet	<RevCode>	
Date:	Wednesday, April 28, 2010	Sheet	46 of 52











091112  
+CPU\_CORE  
Vout=1.075V (Arrandale)  
Icc max: LV=35A ULV=27A  
Icc tdc: LV=22A ULV=16A  
Load line: 1.75m ohm  
PR265: 162K, F: 328KHz  
OCP=37.6A

Rev	Item	Date	Impact	Page	Change Cause	Modify Description
0.2	1	01/14	Circuit,Layout	18	Debug purpose according to Intel suggestion.	Add T28, T29, T30 for CLKOUTFLEX*.
	2	01/14	Circuit, Layout, BOM	19	Design Guide Page320 for RSMRST connection, EVT made error that pull down resistor put to EC side not PCH side, so DVT add a pull down resisor at PCH side and reserve at EC side.	Add a 10K pull down resistor R551 for "R_RSMRST_PCH#", and reserve R212 pull down resistor at EC side.
	3	01/14	Circuit, Layout, BOM	21	PCH EDS Page88 for PCH GPIO12 connection.	Add a 10K pull up to +3VALW resistor R542 for "LAN_DIS#", and reserve R286 10Kpull up to +3V_ME.
	4	01/14	Circuit, BOM	16	for material shortage, change C241, C248 from 10U to 4.7U_25V_0805.	Change C241, C248 from 10U to 4.7U_25V_0805 (P/N: SE000006R80).
	5	01/14	BOM	34	EVT released MEMO to changed EC from C0 version to D3 version and verified OK.	Changed EC from C0 version (P/N: SA00001J540) to D3 version (P/N: SA00001J580).
	6	01/14	Circuit, BOM	12	DVT add LV CPU configuration, need configure VID.	Changed R84 Bom Struction from "@" to "ULV@", R86 add Bom Struction "LV@"
	7	01/14	Circuit, BOM	34	EVT can't power on issue for ACIN_C only 0.7V.	Change R417 from 4.7K to 1K.
	8	01/14	Circuit, Layout, BOM	37	EVT schematic error, DVT add pull up for VS_PWRGD.	Add R552 10K pull up to +3VS for VS_PWRGD.
	9	01/14	Circuit, Layout, BOM	34	VR_ON floating result in CPU_CORE come out even before SYS power on when no EC ROM.	Add R553 100K pull down for VR_ON.
	10	01/14	Circuit,Layout	20	USB port7 for Motion K/B +/- signal reversed at EVT PCH side.	Modify USB port7 for Motion K/B +/- signal connection at PCH side.
	11	01/14	Circuit, Layout, BOM	36	DVI HPD signal active error at EVT.	Add Q62, R554, R555 for DVI HPD active modify.
	12	01/14	Circuit, Layout	35	+3VS and +5VS have a glitch result in Camera LED abnormal light once less than one second when ACIN or POWER ON .	SLP_S3 pull high power rail change from +3VALW to VL for +3VS and +5VS have a glitch result in Camera LED abnormal light once less than one second when ACIN or POWER ON .
	13	01/14	Circuit, BOM	34	CLK EA test rising time fail, but when remove the EMI RC, EMI could test PASS.	Add Bom Structure "@" to EMI R402 & C488 for CLK_PCI_EC.
	14	01/14	Circuit, BOM	16	CLK EA test rising time fail, but when remove the EMI RC, EMI could test PASS.	Add Bom Structure "@" to EMI R130 & C255 for CLK_PCI_SIO.
	15	01/14	Circuit, BOM	27	CLK EA test rising time fail, but when remove the EMI RC, EMI could test PASS.	Add Bom Structure "@" to EMI R341 & C404 for CLK_PCI_MINI_DB.
	17	01/14	Circuit, BOM	15	CRT DDC signals EA test Rising time and Falling time fail.	Add BS"@" to C214 since CRT DDC signals EA test Rising time and Falling time fail.
	18	01/14	Circuit, Layout, BOM	25	LAN circuit modify according to Intel recommendation.	Delete O ohm resistors R315, R316, R317, R318.  Add one 0.1uF C561 & one 10uF C560 for 3.3V, one 10uF C559 for 1.05V. Add 10K R543 pull down reserving for LAN_DIS# (@R543).
	19	01/19	Circuit, Layout, BOM	17 34	G-sensor IC change to new part of Koinix according to customer's recommendation.	Change U13 part from "SA00000RM00" to "SA00003U100 ". Change net "MOTION" to "MOT_EN", change net "F_FALL" to "FF/MOT". delete C267, C270, R162; Add R556.
	20	01/19	Circuit, BOM	34	Board ID configure change from EVT to DVT (EVT not used).	Delete "@" for R421; Add "@" for R419.
	21	01/20	Circuit, Layout	34	Exchange EC Pin21 and Pin 99 for EC common design from EC require.	Exchange EC Pin21 and Pin 99 connection.
	22	01/20	Circuit, Layout	28	GPIO38 & GPIO39 pull high power rail error at EVT(should be +3vs) that result in +3vs Back drive.	Change EXPANSION_ID1 & EXPANSION_ID0 pull high power rail from +3VALW to +3VS.
	23	01/20	Circuit, Layout, BOM	26	Sourcer require change GLAN switch U18 from "SA035000000- Pi3L500" to "SA00001DY00-Pi3L500-A"	GLAN switch U18 from "SA035000000- Pi3L500" to "SA00001DY00-Pi3L500-A"
	24	01/20	Circuit, BOM	15 27 36 35 37	Cost issue from PIR.	Change D1 main source from ROHM "SC1B491D000" to NXP "SCS00003H00". Change D10, D11, D26 main source from ROHM "SC1B751V005" to NXP "SCS00002G00". Change D24, D29 main source from ROHM "SC2N202U010" to Panjit "SC600000B00".
	25	01/22	Circuit, Layout, BOM	16	Sourcer require change SIO U10 from "SA472170050" to "SA000034K10".	Change SIO U10 from "SA472170050" to "SA000034K10".
	26	01/25	Circuit, Layout, BOM	17	Remove SATA repeater according to customer's request.	Delete U50, R508, R509, R510, C545, C546, C265, C266.
	28	01/27	BOM	16	Display PWM controll change default connection from PCH to EC for ALS function.	Add @ to R114, delete @ for R119.
	29	01/27	Circuit, Layout, BOM	33	Reserve ALS SM Bus connection to PCH.	Add R557, R558, @R559, @R560.
	30	01/27	Circuit,Layout	34 36 19	ACIN to PCH better is controlled by EC if have VPro.	Delete net PCIE_DET# which is just reserved, change EC pin86 to "ACIN_PCH", add 0 ohm resister R561.

Rev	Item	Date	Impact	Page	Change Cause	Modify Description
0.2						
	31	01/27	Circuit, Layout, BOM	34	No need RP7 for just two pull high.	Delete RP7, add R562, R563 for DP_SLP and DP_RST pull high.
	32	01/27	Circuit, Layout, BOM	34 27 21 28	BIOS debug request.	Add BIOS debug signals on JWLAN conn. Change PCH GPIO36 to "TPM_RST#" and add 0 ohm resistor R565. Add U52.
	33	01/28	Circuit, Layout, BOM	16	Add Pannel backlight control circuit according to customer require.	Delete R121, C243, Add Q61, Q63, R566, R567, R568.
	34	02/02	BOM	16	SIO parts need remove in BOM that customer required.	Add "@" to parts U10, R115, R117, R118, R120, R122, R125, R126, R127, R128, R129, C256, C257, C260, R130, R131, C255, C258.
	35	01/29	Circuit, Layout, BOM	17 34	From customer implementation, add G-sensor free fall and motion interrupt to HDD for configure 2 &3.	Add R569, @R570 at Page17, add @R571 at Page34.
	36	01/29	Circuit, Layout	35 37	Avoid leakage after power change +1.5V power enable signal control since power IC skip mode issue. Avoid leakage issue same as SLP_S3 signal pull up power rail.	Change SLP_S4, SIO_SLP_LAN, PM_SLP_M pull up power rail from +3valw to VL.
	37	02/01	Circuit,Layout	6	DFX issue.	Change L1&L2 footprint to R_0805.
	38	02/01	Circuit, Layout	34 17	Customer implementation.	change EC Pin108 to "FF/MOT_HDD_R"
	39	02/01	Circuit, Layout	11	DFX issue.	Change C89, C90, C91, C92, C93 footprint from "C_D2T" to "C_D2E".
	40	02/02	Circuit, Layout, BOM	28	Customer TPM RESET require before gerber.	Add R572, add @ to R532.
	41	02/02	Circuit, Layout, BOM	16	Customer ALS Display PWM control require before gerber.	Add U53, Add @ to R119.
	42	02/03	BOM	18 20	SIO parts will not mount in BOM.	Add @ to R533 at Page18, R265 at Page20.

Rev	Item	Date	Impact	Page	Change Cause	Modify Description
0.3						
	1	03/29	Circuit, BOM	34	Board ID configure.	Re-define board ID configure for EC.
	2	03/29	Circuit, Layout, BOM	17	G-sensor issue.	Add a capacitor C552 for G-sensor reset!
	3	03/29	Circuit, BOM	28	Require from BIOS.	Add "@" to R507 for TPM.
	4	03/29	Circuit, Layout, BOM	18	Controller link signal connected error at EVT.	Delete R529, Q52, R541.
	5	03/29	Circuit, BOM		update CPU, PCH, LAN P/N to MP P/N.	update CPU, PCH, LAN P/N to MP P/N.
	6	03/30	Circuit, BOM	28	DVT forgot to update TPM P/N to FW3.16 IC P/N.	Update TPM P/N to FW3.16 IC P/N.
	7	04/06	Circuit, Layout, BOM	35	Customer implementation for GPS performance issue.	add snubber to EC_SPI_CLK_R
	8	04/09	Circuit, Layout, BOM	28	TPM issue.	add @R373, @R420 for TPM PP pin required by BIOS.
	9	04/12	Circuit, Layout, BOM	17	Require from Motion to add more decoupling capacitors for G-sensor VDD.	Add R553 and R554.
	10	04/14	Circuit, BOM	17	DQA RTC time lag issue.	Change C261, C262 from "8.2pF" to "6.8pF"
	1	04/28	Circuit, BOM	17 35	Change SYS BIOS "JP10" to JBIOS, change EC ROM socket "JBIOS1" to "JEC"	Change SYS BIOS "JP10" to JBIOS, change EC ROM socket "JBIOS1" to "JEC"
	2					

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2006/02/13	Deciphered Date	2010/12/31	Title <i>NVX00 PIR SHEET</i>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-611P	0.2
				Date:	Wednesday, April 26, 2010	Sheet 53 of 53

## Version change list (P.I.R. List)

Page 1 of 2  
for PWR

Item	Category	Modify List	PG#	Date	Phase
1	add battery discharge function	add PR500,PR501,PQ57,PQ58		2010/01/29	DVT
2	modify AC&battery swap function	connect PR58 to PACIN,PU4.5 to PU4.28		2010/01/29	DVT
3	change 1.8V solution	add PC152,PC184,PC185,PC186,PC187,PC210,PJ18,PL23,PR218,PR277,PR279,PR280,PR281,PU14		2010/01/29	DVT
4	remove 1.05VTTP snubber	remove PR220,PC148		2010/01/29	DVT
5	changed 1.5VP&1.05V_LANP PWM frequency to 369k	changed PR159,PR169 to 220k		2010/04/14	PVT
6	added pull down resister on 1.8V EN pin	added PR280		2010/04/14	PVT
7	modify battery swap function	changed power rail to RTCVREF, changed PR45,PR53 to 300k		2010/04/14	PVT
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Wednesday, April 28, 2010	
Size Custom				Document Number	
Date: Wednesday, April 28, 2010				Sheet 59 of 60	
MB Schematic				Rev 0.1	