

MS-7788 Ver: 2.0 m-ATX : 243.84 X 228mm

CPU:

INTEL - Sandy Bridge LGA 1155

System Chipset:

INTEL - Cougar Point PCH(H61)

OnBoard Chipset:

HD Audio Codec:RTL887 Co-lay 892

LAN:8105E 10/100, Co-lay RTL 8111E 10/100/1000

SIO:FIN71868AD

Flash ROM: 64Mb SPI (PCH)

Main Memory:

DDRIII (1066/1333MHz) * 2 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 1

PCI Slot *1 by ASM1083

PWM:

Controller:VRD12 UT501 3Phase

CPU+GPU: UP6282 MOSFET Driver

CPU VTT: IP6103

CPU SA : OP+MOS

DDR: UP6103

PCH: OP+MOS

ACPI:

UPI

Other:

SATA2.0 x4 (PCH)

SATA3.0 x2 (ASM1061)

USB2.0 RearX4 Front x4

USB3.0 RearX2 FrontX2


D-SUB/DVI/*1

TPM Header *1(debug only)


MICRO-STAR INT'L CO.,LTD		
MS-7788		
Size	Document Description	Rev
Custom	Cover Sheet	20
Date: Friday, February 17, 2012 Sheet 1 of 41		

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG	3
CPU-Memory	4
CPU-Power	5
CPU-GND	6
DDR III DIMM 1	7
DDR III DIMM 2	8
CP-PCI/E/DMI/USB/CLK	9
CP-SATA/HOST/FAN/GPIO/VGA	10
CP-SMB/LPC/AUDIO/RTC	11
CP-POWER	12
CP-GND/NVRAM	13
CP Strap	14
PCIEx16 /x1	15
PCIEx1 Slots	16
PCIx1 Slot	17
SIO-Fintek F71868AD	18
LAN - RTL8111E/8105E	19
ALC887VD_COLAY_ALC892	20
ASM1061 SATA 6G	21
UPD720201F1-USB3.0	22
USB3.0 Power & Connector	23
DVI transfer	24
VGA	25
SATA / FAN Control	26
USB Connector	27
ACPI Controller UPI	28
DDR Power - uP6103 1-Phase	29
PCH Power - OP+MOS	30
CPU_VTT - uP6103- 1-Phase	31
CPU_SA - OP+MOS	32
VRD12 - uP1625	33
UT501 3-Phase CPU	34
UT501 1-Phase GPU	35
ATX F_Panel/EMI/TPM/LPT	36
XDP / Manual Parts	37

Power Saving circuit	40
DDR Power - uP6103 1-Phase	41
PCH Power - uP6103 1-Phase	42
Monitor & Option	42
Monitor & Option	42
Monitor & Option	42
VRD12 - uP16234 6+2-Phase	42
UP6234 6-Phase CPU(Dr.Mos)	42



<https://vinafix.com>




<https://vinafix.com>





DDRIII DIMM_A1

DDR3 DIMM B0




Vinafix.com

MEM_MB_CLK[0:15] 4
MEM_MB_DATA[0:15] 4



MICRO-STAR INT'L CO.,LTD			
MS-7788			
Doc	Document Description	Rev	
Custom	DDR III DIMM 3 / DIMM 4	20	
Date: Friday, February 24, 2012		Sheet	8 of 41

<https://vinafix.com>



PCH Straps


BOOT DEVICE	GNT1	SATA/GP/GPIO19
LPC	0	0
PCI	1	0
SPI	1	1




DMI AC/DC MODE
0 : AC
1 : DC *




Topblock swap override when pull-low
signal has a weak internal pull-up



GP108
0 : Integrated Clocking Enable (PCIM) *
1 : Buffer Through Mode Enable (BTM)



GP1028
0 : OD PLL VR disabled
1 : OD PLL VR enabled *
Signal has a weak internal pull-up



INT3_3V#
0 : 3V#
1 : 3V#

1: INT3_3V# asserted for 16 PCI clock to reset the processor by some events occur.
0: Can not to reset the processor.




INTVRM
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM *

When these voltage regulators are enabled, the
integrated GbE only operates at 10/100 Mbps during S3-S5.




DSVM
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep Sleep 1.05 V
regulators. Must be connected even when not supporting DSW.



HDA_SDO
Disable MS in Manufacturing Mode
when pull LOW ????

HDA_SDO has internal pull down.
Default should be connected to SDOIN of codec, no pull up/down.
To Disable MS need to have a jumper to pull high



HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.5V SUPPLY *
1: 1.5V SUPPLY



GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY



DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC IF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP





SPKR
0 : EN TO REBOOT *
1 : DIS TO REBOOT

MICRO-STAR INT'L CO.,LTD		
MS-7768		
Doc	Document Description	Rev
Custom	CP-Strap	20
Date: Friday, February 24, 2012		Sheet 14 of 41


PCI Express X16 Slot

PCI EXPRESS x1-PORT






<https://vinafix.com>




RTL8111E Giga LAN

RTL8105E 10/100M LAN



3.3v Power on rise time : 1-100ms. MAX: 163mA




8105E POWER Consumption

	3.3V	mW
10 M Idle/FsRx	14/75	46/248
100 M Idle/FsRx	43/66	142/218
80 ALDPS	3.2	11


8111E POWER Consumption

	3.3V	mW
10 M Idle/FsRx	12/66	40/218
100 M Idle/FsRx	31/44	102/145
Giga Idle/FsRx	135/163	452/538
ALDPS	4	13






only support LED0+LED1/LED1+LED3 dual color LED combinations when using EEPROM

Giga-Lan	10/100-Lan
N58-22P0731	N58-22P0771
Link Yellow	Link Yellow
Active Blinking	Active Blinking
1000 Orange	1000 Orange
100 Green	100 Green
10 None	10 None
19	19
20	20
21	21
22	22







MICRO-STAR INT'L CO.,LTD			
MS-7788			
Site	Document Description	Rev	
Custom	LAN - RTL8111E/8105E	20	
Date:	Friday, February 25, 2012	Sheet	19 of 41

ALC887-VD
ALC892



```
remove spdifout
```




Varister --> cap for cost down










MICRO-STAR INT'L CO.,LTD		
MS-7788		
Size Custom	Document Description ALC892_COLAY_ALC887VD	Rev 20

SATA 6G







	3.3V	1.2V	Power (mW)
Idle (mA)	98.45	212.3	579.645
Busy (mA)	91.1	330.7	697.47





請 NEC chip 之 floating 腳之接法
All power sources of uPD720200 are supplied, PPNx is enable.
PPNx is low when OCtx going to low.



MICRO-STAR INT'L CO.,LTD


MS-7788

Size	Document Description	Rev
Custom	USB 3.0 Power & Connector	20
Date: Friday, February 24, 2012		Sheet 23 of 41

<https://vinafix.com>

DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)



For EMI




DVI_TXD0- R871 X_243R/1%
DVI_TXD0+ R871 X_243R/1%
DVI_TXD1- R874 X_243R/1%
DVI_TXD1+ R874 X_243R/1%
DVI_TXC- R873 X_243R/1%
DVI_TXC+ R873 X_243R/1%
DVI_TXD2- R872 X_243R/1%
DVI_TXD2+ R872 X_243R/1%

MICRO-STAR INT'L CO.,LTD			
MS-7788			
Size	Document Description	Rev	
Custom	DVI transfer	20	
Date: Friday, February 24, 2012		Sheet 24 of 41	

<https://vinafix.com>

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

The schematic shows the internal connection of the RGB DDC interface. It includes two comparators, Q42 and Q44, both labeled 2N7002. The inputs to these comparators are connected to the RGB_DDC_DATA and RGB_DDC_CLK signals. The outputs of the comparators are connected to the VDDCCD1 and VDDCCD2 pins. A pull-up resistor R98, labeled 2.2KΩP4R, is connected between the VDDC3 pin and the input of comparator Q44. A note indicates that the VDDC3 pin was modified on 2011.11.14.



MICRO-STAR INT'L CO.,LTD		
MS-7788		
Size Custom	Document Description VGA	Rev 20
Date: Friday, February 24, 2012	Sheet 25 of 41	


Table 1-3. Desktop Intel® 6 Series Chipset SKUs

Feature Set	SKU Name(s)					
	Q67	Q65	B65	H67	P67	H61
Total number of SATA ports	6	6	6	6	6	4
• SATA Ports (6 Gb/s, 3 Gb/s, and 1.5 Gb/s)	2 ⁴	1 ⁵	1 ⁵	2 ⁴	2 ⁴	0
• SATA Ports (3 Gb/s and 1.5 Gb/s only)	4	5	5	4	4	4 ⁸



NOTES:

8. SATA ports 2 and 3 are disabled.

SATA 3G PORT 0,1



SATA 3G PORT 4,5




MICRO-STAR INT'L CO.,LTD

MS-7788

Size Custom	Document Description SATA / FAN Control	Rev 20
Date: Friday, February 24, 2012	Sheet 26 of 41	

5VDIMM FOR DDR



3VSB supply to PCH and other device.
Turn off when Deep S3/S5 by 5VSB off.


[illegible]

4.5A FOR CPU
7.5A FOR 2DIMM
1A FOR DDR VTT
8A FOR PCH Core Power



DDR_OV	1.35V	1.5V	1.65V	1.8V
DDR_OV1	Low	High	Low	High
DDR_OV2	Low	Low	High	High


DDR_OV1 =	GPI001 (S/IO)
DDR_OV2 =	GPI002 (S/IO)



0x20:RH=10K,RL=OPEN


ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

P.S. Only for meet Intel power down sequence.



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




MICRO-STAR INT'L CO.,LTD			
MS-7788			
Size Custom	Document Description DDR Power - uP6103 1-Phase		Rev 20
Date: Friday, February 24, 2012		Sheet 29 of 41	

PCH Power:1.05V
PCH Core 6.2A+1.8A=8A





For PCH Core 12.2.21

			MICRO-STAR INT'L CO.,LTD	
			MS-7788	
Doc	Document Description			Rev
Custom	PCH Power - nP6103 1-Phase			20
Date: Wednesday, February 22, 2012			Sheet	30 of 41



<https://vinafix.com>

CPU VTT 8.5A + SA Core =8.8A =17.3A



VTT_SELECT	
Low	1.0V
High	1.05V

Low	1.05V
High	1.0V




MICRO-STAR INT'L CO.,LTD			
MS-7788			
Size Custom	Document Description CPU_VTT - uP6103- 1-Phase		Rev 20
Date: Friday, February 24, 2012		Sheet 31 of 41	









CPU_SA:0.925/0.85

SA Core =8.8A



Waitting CPU_VTT Ready

			MICRO-STAR INT'L CO.,LTD	
			MS-7788	
Size	Document Description			Rev
Custom	CPU_SA - nP6103 1-Phase			20
Date: Friday, February 17, 2012		Sheet 32 of 41		

<https://vinafix.com>



	MICRO-STAR INT'L CO.,LTD		
	MS-7788		
	Size Custom	Document Description VRD12 - UP16234 6+1-Phase	Rev 20
	Date: Friday, February 24, 2012		Sheet 33 of 41




MICRO-STAR INT'L CO.,LTD		
MS-7788		
Doc	Document Description	Rev
Custom	UP6234 1-Phase GPU	20
Date: Friday, February 24, 2012		Sheet 35 of 41

<https://vinafix.com>

MS-7680-7.0			
OPT	Configure	BOM	Function


TAIWAN OSC OPT




AUDIO CON OPT.



EL/OS OPT.




LABEL



LA1




PCH XDP PWRGD/RESET




Simulation



Optical Fiducial Marks-120



Mounting Holes



MICRO-STAR INT'L CO.,LTD			
MS-7788			
Size	Document Description	Rev	
Custom	XDP / Manual Parts	20	
Date: Wednesday, February 22, 2012	1 Sheet	37	of 41

<https://vinafix.com>