

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM, MLB, KEPLER, 2PHASE, D2

FSB, 5/9/2012

REV	ECN	DESCRIPTION OF REVISION	APPD
		DATE 2012-05-09	

Page	Contents	Date	Sync
1	Table of Contents	01/13/2012	D2_KEPLER
2	System Block Diagram	01/13/2012	D2_KEPLER
3	Power Block Diagram	01/13/2012	D2_KEPLER
4	Revision History	01/13/2012	D2_KEPLER
5	BOM Configuration	01/13/2012	D2_KEPLER
6	BOM Variants	01/13/2012	D2_KEPLER
7	Functional / ICT Test	01/13/2012	D2_KEPLER
8	Power Aliases	01/13/2012	D2_KEPLER
9	Signal Aliases	01/13/2012	D2_KEPLER
10	CPU DMI/PEG/FDI/RSVD	01/13/2012	D2_KEPLER
11	CPU CLOCK/MISC/JTAG	01/13/2012	D2_KEPLER
12	CPU DDR3 INTERFACES	01/13/2012	D2_KEPLER
13	CPU POWER	01/13/2012	D2_KEPLER
14	CPU POWER AND GND	01/13/2012	D2_KEPLER
15	CPU DECOUPLING-I	03/05/2012	D2_SEAN
16	CPU DECOUPLING-II	03/05/2012	D2_SEAN
17	PCH SATA/PCIe/CLK/LPC/SPI	01/13/2012	D2_KEPLER
18	PCH DMI/FDI/PM/Graphics	01/13/2012	D2_KEPLER
19	PCH PCI/USB/TP/RSVD	01/13/2012	D2_KEPLER
20	PCH GPIO/MISC/NCTF	01/13/2012	D2_KEPLER
21	PCH POWER	03/19/2012	D2_CLEAN
22	PCH GROUNDS	01/13/2012	D2_KEPLER
23	PCH DECOUPLING	03/19/2012	D2_CLEAN
24	CPU & PCH XDP	01/13/2012	D2_KEPLER
25	Chipset Support	01/13/2012	D2_KEPLER
26	USB HUB & MUX	01/13/2012	D2_KEPLER
27	CPU Memory S3 Support	01/13/2012	D2_KEPLER
28	DDR3 SDRAM Bank A (1 OF 2)	01/13/2012	D2_KEPLER
29	DDR3 SDRAM Bank A (2 OF 2)	01/13/2012	D2_KEPLER
30	DDR3 SDRAM Bank B (1 OF 2)	01/13/2012	D2_KEPLER
31	DDR3 SDRAM Bank B (2 OF 2)	01/13/2012	D2_KEPLER
32	DDR3 Termination	01/13/2012	D2_KEPLER
33	DDR3/FRAMEBUF VREF MARGINING	01/13/2012	D2_KEPLER
34	X29/ALS/CAMERA CONNECTOR	01/13/2012	D2_KEPLER
35	Thunderbolt Host (1 of 2)	01/13/2012	D2_KEPLER
36	Thunderbolt Host (2 of 2)	01/13/2012	D2_KEPLER
37	Thunderbolt Power Support	01/13/2012	D2_KEPLER
38	RIO CONNECTOR	01/13/2012	D2_KEPLER
39	SSD CONNECTOR	01/13/2012	D2_KEPLER
40	USB 3.0 CONNECTORS	01/13/2012	D2_KEPLER
41	SMC	01/13/2012	D2_KEPLER
42	SMC Support	01/13/2012	D2_KEPLER
43	LPC+SPI Debug Connector	01/13/2012	D2_KEPLER
44	SMBus Connections	01/13/2012	D2_KEPLER
45	Voltage & Load Side Current Sensing	03/05/2012	D2_SEAN

Page	Contents	Date	Sync
46	High Side and CPU/AXG Current Sensing	03/05/2012	D2_SEAN
47	Thermal Sensors	03/05/2012	D2_SEAN
48	Fan Connectors	01/13/2012	D2_KEPLER
49	KEYBOARD/TRACKPAD (1 OF 2)	01/13/2012	D2_KEPLER
50	KEYBOARD/TRACKPAD (2 OF 2)	01/13/2012	D2_KEPLER
51	DIGITAL ACCELEROMETER & GYRO	01/13/2012	D2_KEPLER
52	SPI ROM	01/13/2012	D2_KEPLER
53	AUDIO: CODEC/REGULATOR	03/16/2012	D2_CARA
54	AUDIO: HEADPHONE FILTER	03/16/2012	D2_CARA
55	AUDIO: IV SENSE	03/16/2012	D2_CARA
56	AUDIO: IV SENSE FILTER	03/16/2012	D2_CARA
57	AUDIO: SPEAKER AMP	03/16/2012	D2_CARA
58	AUDIO: JACK	03/16/2012	D2_CARA
59	AUDIO: JACK TRANSLATORS	03/16/2012	D2_CARA
60	DC-In & Battery Connectors	01/13/2012	D2_KEPLER
61	PBus Supply & Battery Charger	01/13/2012	D2_KEPLER
62	System Agent Supply	01/13/2012	D2_KEPLER
63	5V / 3.3V Power Supply	01/13/2012	D2_KEPLER
64	1V5R1V35V DDR3 SUPPLY	01/13/2012	D2_KEPLER
65	CPU IMVP7 & AXG VCore Regulator	03/05/2012	D2_SEAN
66	CPU IMVP7 & AXG VCore Output	01/13/2012	D2_SEAN
67	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	01/13/2012	D2_KEPLER
68	Misc Power Supplies	01/13/2012	D2_KEPLER
69	Power FETs	01/13/2012	D2_KEPLER
70	Power Control 1/ENABLE	01/13/2012	D2_KEPLER
71	KEPLER PCI-E	01/13/2012	D2_KEPLER
72	KEPLER CORE/FB POWER	03/05/2012	D2_SEAN
73	KEPLER FRAME BUFFER I/F	03/05/2012	D2_SEAN
74	1V05 GPU / 1V35 FB POWER SUPPLY	03/05/2012	D2_SEAN
75	GDDR5 Frame Buffer A	03/05/2012	D2_SEAN
76	GDDR5 Frame Buffer B	03/05/2012	D2_SEAN
77	KEPLER EDP/DP/GPIO	03/05/2012	D2_SEAN
78	KEPLER GPIOS,CLK & STRAPS	03/05/2012	D2_SEAN
79	KEPLER PEX PWR/GNDS	03/05/2012	D2_SEAN
80	GFX IMVP VCore Regulator	03/05/2012	D2_SEAN
81	eDP Display Connector	01/13/2012	D2_KEPLER
82	eDP Mux	03/05/2012	D2_SEAN
83	eDP Muxed Graphics Support	03/05/2012	D2_SEAN
84	Thunderbolt Connector A	01/13/2012	D2_KEPLER
85	Thunderbolt Connector B	01/13/2012	D2_KEPLER
86	LCD Backlight Driver (LP8545)	01/13/2012	D2_KEPLER
87	PCH VCCIO (1.05V) POWER SUPPLY	01/13/2012	D2_KEPLER
88	Power Sequencing EG/PCH S0	01/13/2012	D2_KEPLER
89	CPU Constraints	01/13/2012	D2_KEPLER
90	Memory Constraints	01/13/2012	D2_KEPLER

Page	Contents	Date	Sync
91	PCH Constraints 1	01/13/2012	D2_KEPLER
92	PCH Constraints 2	01/13/2012	D2_KEPLER
93	Thunderbolt Constraints	01/13/2012	D2_KEPLER
94	SMC Constraints	01/13/2012	D2_KEPLER
95	GPU (Kepler) CONSTRAINTS	03/15/2012	D2_KEPLER
96	Project Specific Constraints	01/13/2012	D2_CLEAN
97	PCB Rule Definitions	01/13/2012	D2_KEPLER
98	DEBUG SENSORS AND ADC	03/05/2012	D2_SEAN
99	SMC12 SENSORS EXTENDED	01/13/2012	D2_KEPLER


Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9589	1	SCHEM,MLB,KEPLER_2PHASE,D2	SCH	CRITICAL	
820-3332	1	PCBF,MLB,KEPLER_2PHASE,D2	PCB	CRITICAL	

DRAWING
 TITLE=MLB
 ABBREV=ABBREV
 LAST_MODIFIED=Wed May 9 13:50:52 2012

DRAWING TITLE	
SCHEM,MLB,KEPLER,2PHASE,D2	
DRAWING NUMBER	051-9589
SIZE	D
REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR	
I TO MAINTAIN IT IN CONFIDENCE	
II NOT TO REPRODUCE IT	
III NOT TO DISCLOSE IT TO UNAUTHORIZED PERSONS	
IV ALL RIGHTS RESERVED	
BRANCH	

起點主板維修網
 www.qdzbwx.com





8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
Revision History	
DRAWING NUMBER 051-9589 D	SIZE
REVISION 4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR I TO MAINTAIN II NOT TO REPRODUCE III NOT TO REVERSE ENGINEER IV ALL RIGHTS RESERVED	

起點主板維修網
www.qdzbwx.com

8 7 6 5 4 3 2 1

BOM Variants (continued from CSA 5)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3382	PCBA, 2.3G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DY41	BASE_BOM,CPU_IVY:2_3GHZ,FB_2G_HYNIX_A_DIE,EEER:DY41,DEVEL_BOM,RAM_2G_ELPIDA_1600
639-3383	PCBA, 2.3G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DY42	BASE_BOM,CPU_IVY:2_3GHZ,FB_2G_SAMSUNG,EEEE:DY42,DEVEL_BOM,RAM_2G_ELPIDA_1600
639-3445	PCBA, 2.3G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DYJ5	BASE_BOM,CPU_IVY:2_3GHZ,FB_2G_HYNIX_A_DIE,EEER:DYJ5,DEVEL_BOM,RAM_4G_ELPIDA_1600
639-3446	PCBA, 2.3G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DYJ6	BASE_BOM,CPU_IVY:2_3GHZ,FB_2G_SAMSUNG,EEEE:DYJ6,DEVEL_BOM,RAM_4G_ELPIDA_1600
639-2818	PCBA, 2.6G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRF0	BASE_BOM,CPU_IVY:2_6GHZ,FB_2G_HYNIX_A_DIE,EEEE:DRF0,DEVEL_BOM,RAM_2G_ELPIDA_1600
639-2820	PCBA, 2.6G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDP	BASE_BOM,CPU_IVY:2_6GHZ,FB_2G_SAMSUNG,EEEE:DRDP,DEVEL_BOM,RAM_2G_ELPIDA_1600
639-2823	PCBA, 2.6G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRDT	BASE_BOM,CPU_IVY:2_6GHZ,FB_2G_HYNIX_A_DIE,EEEE:DRDT,DEVEL_BOM,RAM_4G_ELPIDA_1600
639-2819	PCBA, 2.6G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDQ	BASE_BOM,CPU_IVY:2_6GHZ,FB_2G_SAMSUNG,EEEE:DRDQ,DEVEL_BOM,RAM_4G_ELPIDA_1600
639-3632	PCBA, 2.7G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, FOJD	BASE_BOM,CPU_IVY:2_7GHZ,FB_2G_HYNIX_A_DIE,EEER:FOJD,DEVEL_BOM,RAM_2G_ELPIDA_1600
639-3633	PCBA, 2.7G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, FOJ3	BASE_BOM,CPU_IVY:2_7GHZ,FB_2G_SAMSUNG,EEEE:FOJ3,DEVEL_BOM,RAM_4G_ELPIDA_1600
639-3630	PCBA, 2.7G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, FOJ4	BASE_BOM,CPU_IVY:2_7GHZ,FB_2G_HYNIX_A_DIE,EEEE:FOJ4,DEVEL_BOM,RAM_4G_ELPIDA_1600
639-3631	PCBA, 2.7G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, FOJC	BASE_BOM,CPU_IVY:2_7GHZ,FB_2G_SAMSUNG,EEEE:FOJC,DEVEL_BOM,RAM_4G_ELPIDA_1600

Bar Code Labels / EEEE #'s (continued from CSA 5)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY41]	CRITICAL	EEEE:DY41
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DY42]	CRITICAL	EEEE:DY42
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DYJ5]	CRITICAL	EEEE:DYJ5
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DYJ6]	CRITICAL	EEEE:DYJ6
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRF0]	CRITICAL	EEEE:DRF0
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDP]	CRITICAL	EEEE:DRDP
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDT]	CRITICAL	EEEE:DRDT
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:DRDQ]	CRITICAL	EEEE:DRDQ
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOJD]	CRITICAL	EEEE:FOJD
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOJ3]	CRITICAL	EEEE:FOJ3
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOJ4]	CRITICAL	EEEE:FOJ4
825-7563	1	LABEL,MLB/LIO,MBA	[EEEE:FOJC]	CRITICAL	EEEE:FOJC

Elipda DQ'd
Keeping for PRQ

D

C

B

A


D


C

B

A

SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
BOM Variants	
DRAWING NUMBER	SIZE
051-9589	D
REVISION	
4.18.0	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	
PAGE	6 OF 132
SHEET	6 OF 99





D

D

C


C

B

B

A

A



D

D

C


C

B

B

A

A



PAGE TITLE		CPU CLOCK/MISC/JTAG	
Apple Inc.	051-9589	D	SHEET
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
REVISION	4.18.0	BRANCH	PAGE
SHEET	11 OF 132	SHEET	11 OF 99

D

D

C


C

B

B

A


A



SYNC DATE=01/13/2012
PAGE TITLE: CPU DDR3 INTERFACES
DRAWING NUMBER: 051-9589 D
REVISION: 4.18.0
BRANCH:
PAGE: 12 OF 132
SHEET: 12 OF 99


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Apple Inc.



NOTE: Intel validation sense lines per doc 439028 rev1.0
HR_PPDG sections 6.2.1 and 6.3.1.


SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
CPU POWER	
 Apple Inc.	
DRAWING NUMBER	051-9589
SIZE	D
REVISION	4.18.0
BRANCH	
PAGE	13 OF 132
SHEET	13 OF 99
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS PROPRIETARY TO THE COMPANY. THE POSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ANY FORMS RESERVED.	



PAGE TITLE		CPU POWER AND GND	
	Apple Inc.	051-9589	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
REVISION 4.18.0			
BRANCH			
PAGE 14 OF 132			
SHEET 14 OF 99			


VAXG DECOUPLING

INTEL RECOMMENDATION: 2x 470uF 4MOHM, 2x 470uF 4MOHM (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
 APPLE IMPLEMENTATION: 0x 470uF 4MOHM, 3x 330uF 9MOHM , 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402





CPU VCCSA DECOUPLING

Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402



SYNC MASTER=D2 SEAN	SYNC DATE=03/05/2012
PAGE TITLE	CPU DECOUPLING-II
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
BRANCH	
PAGE	17 OF 132
SHEET	16 OF 99





D

D

C


C

B

B

A




A



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

tems with no chip-down memory should pull all 4 RAMCFG GPIOs high.

stems with chip-down memory should add pull-downs on another page and set straps per software.



NC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
THE TITLE			
PCH GPIO/MISC/NCTF			
 Apple Inc.	DRAWING NUMBER		
	051-9589 D		
	REVISION		
	4.18.0		
	BRANCH		
	PAGE		
	21 OF 132		
	SHEET		
	20 OF 99		

D

D

C



C

B

B

A

A



8

7

6

5

4

3

2

D

I

C



1

B


E

A


2




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE		PCH GROUNDS	
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	4.18.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	23 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	22 OF 99



CPU Micro2-XDP



XDP SIGNALS



PCH/XDP Signal Isolation Notes:



- Following Intel's Debug Prot Design Guid for HR and CR v1.3
doc id 404081.

Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.


- For isolated GPIOs:

- 'Output' non-XDP signals require pulls.
- 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.




PCH SIGNALS




NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.


PCH Micro2-XDP



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012
PAGE TITLE		
CPU & PCH XDP		
Apple Inc.	DRAWING NUMBER 051-9589	SIZE D
	REVISION 4.18.0	BRANCH
	PAGE 25 OF 132	SHEET 24 OF 99
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		



USB MUX FOR LS/FS INTERNAL DEVICES





BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0 , HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0 , HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1 , HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1 , HUB_NONREM0_1

NON_Rem 1 : NON_Rem 0 STRAP PIN CFG
 0 : 0 ALL PORTS ARE REMOVABLE
 0 : 1 PORT 1&2 ARE REMOVABLE
 1 : 1 PORT 1&2&3 ARE NON REMOVABLE
 CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVEABLE DEVICE REGISTER 09H


BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

15" MBP ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 MBP OG ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



USB XHCI/EHCI2 PORT MUX FOR EXT B




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012
PAGE TITLE		USB HUB & MUX
Apple Inc.		DRAWING NUMBER 051-9589
REVISION 4.18.0		BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUC OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 27 OF 132
		SHEET 26 OF 99

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEMORY_RESET_L




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEMORY_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEMORY_RESET_L	1	1
to	1	0	1	1	1	1	1	
S3	2	0	0	1	1	1	0	
to	3	0	0	0	1	X	0	
S0	4	0	0	1	X	1	0	1
	5	0	1	1	0 (*)	1	1	
	6	0	1	1	1	1	1	
	7	1	1	1	1	CPU_MEMORY_RESET_L	1	1

(*) CPU_MEMORY_RESET_L asserts due to loss of PM_MEMORY_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEMORY_RESET_L.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0365	1	R2805, MTL FILM, 1/16W, 33.2K, 1.0402, SMD, LP	R2821		PPDDR:1V5
114S0376	1	R2822, MTL FILM, 1/16W, 43.2K, 1.0402, SMD, LP	R2821		PPDDR:1V35

1V5 SO "PGOOD" for CPU





MEMVTT Clamp


Ensures CKE signals are held low in S3




SYNC MASTER=D2_KEPLER	SYNC DATE=01/13/2012
PAGE TITLE: CPU Memory S3 Support	
DRAWING NUMBER: 051-9589	SIZE: D
REVISION: 4.18.0	BRANCH:
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 28 OF 132	SHEET: 27 OF 99












JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS, CKE, ODT and 36 Ohm for BA, A, RAS, CAS, WE



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
DDR3 Termination			
DRAWING NUMBER	051-9589 D	SHEET	A
REVISION	4.18.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	33 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		SHEET	32 OF 99
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
III NOT TO REPRODUC OR COPY IT			
IV ALL RIGHTS RESERVED			



D

D

C


C

B

B




A

A




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
518S0767	1	CORN, HSR, TWIN-AX, P=0.400, AP, HF	J3502	CRITICAL	

OMIT
CRITICAL
J3502
CCR20-EK710S
P=0.400




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	4	R&D, DOME, 0201	L3570,L3571,L3573,L3574		



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012
PAGE TITLE X29/ALS/CAMERA CONNECTOR		
Apple Inc.		
DRAWING NUMBER	051-9589	D
REVISION	4.18.0	
BRANCH		
PAGE	35 OF 132	
SHEET	34 OF 99	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



D

D

C

C

B


B

A

A

VCC

GND



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012			
PAGE TITLE					
Thunderbolt Host (2 of 2)					
DRAWING NUMBER	051-9589	SHEET	D		
REVISION	4.18.0	BRANCH			
NOTICE OF PROPRIETARY PROPERTY:		PAGE	37 OF 132		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	36 OF 99		


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFET (3.3V FET Input)
 - =PP3V3_TBTLC_FET (3.3V FET Output)
 - =PP3V3_SO_TBTPOWERCTL
 - =PP1V05_TBT_P1V05TBTFET (1.05V FET Input)
 - =PP1V05_TBTLC_FET (1.05V FET Output)

Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.

Thunderbolt 15V Boost Regulator




$$\text{UVLO(falling)} = 1.22 * (R1 + R2) / R2$$



$$\text{UVLO(rising)} = \text{UVLO(falling)} + (2uA * R1)$$

$$\text{UVLO} = 4.55V \text{ (falling)}, 4.95 \text{ (rising)}$$


Supervisor & CLKREQ# Isolation

TBT "POC" Power-up Reset
Intel investigating whether RC is sufficient.

1.05V TBT "CIO" Switch



1.05V TBT "LC" Switch



SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	Thunderbolt Power Support
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
BRANCH	
PAGE	38 OF 132
SHEET	37 OF 99

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

D

D

C


C

B

B

A

A



SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
RIO CONNECTOR	
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
SHEET	38 OF 99
PAGE	44 OF 132

D

D

C


C

B

B


A

A



PCIE/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012			
PAGE TITLE					
SSD CONNECTOR					
Apple Inc.	051-9589	D	SHEET		
REVISION	4.18.0	BRANCH	45 OF 132		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	39 OF 99		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		SHEET			
THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C



C

B

B

A

A



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE		SMC	
Apple Inc.			
DRAWING NUMBER	051-9589	SIZE	D
REVISION	4.18.0	BRANCH	
PAGE	49 OF 132	SHEET	41 OF 99
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8

7

6


5

4

3

2

1



D

D

C

C


B

B


A

A







LPC+SPI Connector



SPI Bus Series Termination




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012			
PAGE TITLE					
LPC+SPI Debug Connector					
DRAWING NUMBER	051-9589	SIZE	D		
REVISION	4.18.0	BRANCH			
NOTICE OF PROPRIETARY PROPERTY:		PAGE	51 OF 132		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	43 OF 99		




8 7 6 5 4 3 2 1


PBUS Voltage Sense Enable & Filter




DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




GFX Vcore Voltage Sense / Filter




GPU Vcore Voltage Sense / Filter




GPU VCore Load Side Current Sense / Filter



CPU 1.05V VCCIO Current Sense / Filter




CPU SA Current Sense / Filter




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	1	RES_MYL_FILM_100E_5.1/16W_0402_SMD_LF	C1127		SENSOR_NONPROD:IN
11780008	1	RES_MYL_FILM_100E_5.0201_SMD	C1104		SENSOR_NONPROD:IN

DDR3 1.5V DRAM ONLY CURRENT SENSE / FILTER




8 7 6 5 4 3 2 1


COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHER High Side Current Sense / Filter



CPU VCore Load Side Current Sense / Filter




GFX/IG VCore Load Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	2	RER_MTL_P1LM_100K_1/16W_0402_080_LP	C5451,C5461		SENSOR_NONPROD:N



DC-IN (AMON) Current Sense Filter




SYNC MASTER=D2 SEAN	SYNC DATE=03/05/2012
PAGE TITLE: High Side and CPU/AXG Current Sensing	
DRAWING NUMBER: 051-9589 D	
REVISION: 4.18.0	
BRANCH:	
PAGE: 54 OF 132	
SHEET: 46 OF 99	


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1


GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK




THSP TBT DIE



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY



TWOP X29 PROXIMITY



SYNC MASTER=D2 SEAN	SYNC DATE=03/05/2012
PAGE TITLE	
Thermal Sensors	
Apple Inc.	DRAWING NUMBER 051-9589 D
4.18.0	REVISION
NOTICE OF PROPRIETARY PROPERTY:	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	PAGE
THE POSSESSOR AGREES TO THE FOLLOWING:	55 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET
II NOT TO REPRODUCE OR COPY IT	47 OF 99
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

D

D

C

C


B

B


A

A


Left Fan




Right Fan



SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
Fan Connectors	
DRAWING NUMBER	SIZE
Apple Inc.	051-9589 D
REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
IV ALL RIGHTS RESERVED	
PAGE	56 OF 132
SHEET	48 OF 99








Keyboard Backlight Connector

Keyboard Backlight Driver & Detection

To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.





SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
DIGITAL ACCELEROMETER & GYRO	
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCED OR COPY IT	
IV ALL RIGHTS RESERVED	
PAGE	59 OF 132
SHEET	51 OF 99

D

D

C


C

B


B

A

A




SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
SPI ROM	
DRAWING NUMBER	SIZE
051-9589	D
REVISION	4.18.0
BRANCH	
PAGE	61 OF 132
SHEET	52 OF 99



4.5V POWER SUPPLY FOR CODEC

APPLE P/N 353S2456



PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

NOTES ON CODEC I/O

```

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DACP2/3 FSOUTPUTDIFF= 2.67VRMS
DACP2/3 FSOUTPUTGTE= 1.34VRMS

```

SYNC MASTER=D2 CARA	SYNC DATE=03/16/2012
PAGE TITLE	AUDIO: CODEC/REGULATOR
 Apple Inc.	
DRAWING NUMBER 051-9589	SHEET D
REVISION 4.18.0	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS MADE AVAILABLE ONLY UPON THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.	
BRANCH	
PAGE 62 OF 132	
SHEET 53 OF 99	

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=D2 CARA	SYNC DATE=03/16/2012
PAGE TITLE	
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
BRANCH	
PAGE	63 OF 132
SHEET	54 OF 99

8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012
PAGE TITLE		
AUDIO: IV SENSE		
 Apple Inc.		DRAWING NUMBER 051-9589 D
REVISION 4.18.0		BRANCH
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 64 OF 132		SHEET 55 OF 99

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

SYNC MASTER=D2 CARA	SYNC DATE=03/16/2012
PAGE TITLE	
AUDIO: IV SENSE FILTER	
DRAWING NUMBER	SIZE
051-9589	D
REVISION	
4.18.0	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE	65 OF 132
SHEET	56 OF 99

8 7 6 5 4 3 2 1

D

D

C


C

B

B



A

A



SYNC MASTER=D2 CARA	SYNC DATE=03/16/2012
PAGE TITLE	
AUDIO: SPEAKER AMP	
Apple Inc.	DRAWING NUMBER 051-9589 D
4.18.0	REVISION
NOTICE OF PROPRIETARY PROPERTY:	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	PAGE
THE POSSESSOR AGREES TO THE FOLLOWING:	66 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET
III NOT TO REPRODUCE OR COPY IT	57 OF 99
IV ALL RIGHTS RESERVED	

8 7 6 5 4 3 2 1



SYN:MASTER-D2.CARA
SYN:DATE:03/16/2011
PAGE TITLE: AUDIO: JACK
DRAWING NUMBER: 051-9589 D
REVISION: 4.18.0
BRANCH:
PAGE: 67 OF 132
SHEET: 58 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (A)	N/A	0X09 (B)
TWEETERS	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	0X06 (6)	0X0E (D,E)	3V3	N/A
DMIC2	0X05 (5)	0X12 (12,C)	3V3	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3



Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S3452	353S1286		U6800	MAXIM ALT TO MICROCHIP

AUDIO CONNECTOR DETECT STATES


	NOTHING	SPDIF	HEADPHONE
AUD_J1_TYPEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012
PAGE TITLE		
AUDIO: JACK TRANSLATORS		
Apple Inc.		DRAWING NUMBER 051-9589 D
REVISION 4.18.0		BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 68 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		
THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		

NOM R6892-C6860 FC = 106Hz
 SSM6N15FE Vth = 0.8V to 1.5V
 SSM6N15FE IGSS = +/-1uA
 FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)

MagSafe DC Power Jack

CRITICAL
F6905
6AMP-32V-0.00950HM
1 2
0603




1-Wire OverVoltage Protection


The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

TDM LEVEL SHIFT


LAYOUT NOTE:
Q0220 NEEDS 10 SQ CM
OF 1 OZ CU FOR THERMAL



BATTERY CONNECTOR




3.425V "G3Hot" Supply



$$V_{out} = 1.25V * (1 + R_a / R_b)$$

DC-In & Battery Connectors	
SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
Drawing Number	051-9589 D
Revision	4.18.0
Branch	
Page	69 OF 132
Sheet	60 OF 99



D

D

C


C

B

B

A

A



SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
System Agent Supply	
DRAWING NUMBER	SIZE
Apple Inc.	051-9589 D
REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

D

D

C


C

B

B

A

A



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
DRAWING NUMBER	051-9589	SHEET	D
REVISION	4.18.0	BRANCH	
PAGE	72 OF 132	SHEET	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C

C


B

B

A

A

DDR3 (1V5R1V35 S3) REGULATOR



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0343	1	RES_NTL FILM,1/16W,20.0K,1,0402,SMD,LF	R7315		PPDDR:1V5
114S0342	1	RES_NTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7315		PPDDR:1V35
114S0411	1	RES_NTL FILM,1/16W,100K,1,0402,SMD,LF	R7316		PPDDR:1V5
114S0389	1	RES_NTL FILM,1/16W,57.6K,1,0402,SMD,LF	R7316		PPDDR:1V35

SYNC_MASTER-D2_KEPLER		SYNC_DATE:01/13/2011
PAGE TITLE		
1V5R1V35V DDR3 SUPPLY		
Apple Inc.		DRAWING NUMBER 051-9589 D
		REVISION 4.18.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		
THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH		SHEET
		PAGE 73 OF 132
		SHEET 64 OF 99

D

D

C


C

B


B

A

A



PAGE TITLE		DRAWING NUMBER	
Sync Master-D2-SEAN	Sync Date:03/05/2011	051-9589	D
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	74 OF 132
		SHEET	65 OF 99




D

D


CPU VCCIO (1V0R1V05 S0) REGULATOR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0260	2	RES_MTL_P1M1.1/16W.2.74K.1.0402_SMD_LP	R7605,R7645		PPCPUVCCIO:SNB
114S0264	2	RES_MTL_P1M1.1/16W.3.01K.1.0402_SMD_LP	R7605,R7645		PPCPUVCCIO:IVB




SYNC MASTER=D2_KEPLER	SYNC DATE=01/13/2011
PAGE TITLE	
CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
BRANCH	
PAGE	76 OF 132
SHEET	67 OF 99

1.8V SO Regulator




1.05V SUS LDO


Panther Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




1.5V SO Regulator





1.5V SO LDO (RIO)



SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE: Misc Power Supplies	
DRAWING NUMBER: 051-9589	SIZE: D
REVISION: 4.18.0	BRANCH:
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 77 OF 132	SHEET: 68 OF 99









Power aliases required by this page:
 - PPVCORE_GPU
 - PPV1V35_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

ROM options provided by this page:
 (NONE)



NOTE: ATLEAST 2 GND VIAS & 2 POWER VIAS PER CAP

SYNC MASTER=D2 SEAN	SYNC DATE=03/05/2012
PAGE TITLE KEPLER CORE/FB POWER	
Apple Inc.	
DRAWING NUMBER 051-9589 D	SIZE 8.5x11
REVISION 4.18.0	BRANCH
PAGE 81 OF 132	SHEET 72 OF 99


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Page Note

NOTE : GDDR5 MODE H MAPPING


COMMIT TABLE

II8000



UNIT TABLE

APPENDIX




MASTER=D2 SEAN	SYNC DATE=03/05/2012
TITLE	
KEPLER FRAME BUFFER I/F	
 Apple Inc.	DRAWING NUMBER 051-9589 D
	REVISION 4.18.0
ICE OF PROPRIETARY PROPERTY:	
INFORMATION CONTAINED HEREIN IS THE EXCLUSIVE PROPERTY OF APPLE INC. NOONE WHO RECEIVES THIS DOCUMENT OR POSSESSOR AGREES TO THE FOLLOWING:	
TO MAINTAIN THIS DOCUMENT IN CONFIDENCE NOT TO REPRODUCE OR COPY IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED.	
PAGE 82 OF 132	SHEET 73 OF 99

8 7 6 5 4 3 2 1


GPU FB SUPPLY

VOUT = 1.5V / 1.35V
13A MAX OUTPUT
F = 500 KHZ



GPU 1V05 SUPPLY

VOUT = 1.05V
5.3A MAX OUTPUT
F = 500 KHZ



$$Vout = 0.5V * (1 + Ra / Rb)$$









SYNC MASTER=D2 SEAN	SYNC DATE=03/05/2012
PAGE TITLE	
1V05 GPU / 1V35 FB POWER SUPPLY	
DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0	BRANCH
PAGE 83 OF 132	SHEET 74 OF 99
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
IV ALL RIGHTS RESERVED	

8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:

(NONE)











Page Notes


Power aliases required by this page:


Signal changes measured by this panel

BOM options provided by this page:



NC MASTER=D2 SEAN	SYNC DATE=03/05/2012
E TITLE	
GDDR5 Frame Buffer B	
 Apple Inc.	DRAWING NUMBER 051-9589 D
REVISION 4.18.0	
BRANCH	
PAGE 85 OF 132	
SHEET 76 OF 99	
NOTICE OF PROPRIETARY PROPERTY: ALL INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: TO MAINTAIN THIS DOCUMENT IN CONFIDENCE NOT TO REPRODUCE OR COPY IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED	





8

7

6


5

4





3

2

1



8 7 6 5 4 3 2 1



GFX IMVP VCore Regulator	
Apple Inc.	DRAWING NUMBER 051-9589 D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUC OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
SYNC MASTER=D2 SEAN	REVISION 4.18.0
PAGE TITLE	BRANCH
89 OF 132	PAGE 80 OF 99
SHEET	SIZE

8 7 6 5 4 3 2 1

D

D

C


C

B

B


A

A



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
eDP Display Connector			
Apple Inc.		DRAWING NUMBER	SHEET
REVISION	4.18.0	051-9589	D
BRANCH			
PAGE	90 OF 132		
SHEET	81 OF 99		


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




D

D

DP A & DP B AUX MUX



DP A & DP B DDC MUX



MUX TRUTH TABLE


SAI/SBI	SAO	SBO		INA	INB
0	0	0		OUTB0	OUTA0
0	0	1		OUTB1	OUTA0
0	1	0		OUTB0	OUTA1
0	1	1		OUTB1	OUTA1
1	0	0		OUTA0	OUTB0
1	0	1		OUTA0	OUTB1
1	1	0		OUTA1	OUTB0
1	1	1		OUTA1	OUTB1

SYNC MASTER=D2 SEAN	SYNC DATE=03/05/2012
PAGE TITLE	eDP Muxed Graphics Support
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
BRANCH	
PAGE	92 OF 132
SHEET	83 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES_MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R9410,R9413		TBTHV:p12V
118S0145	2	RES_MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R9411,R9414		TBTHV:p12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

GND_VOID=TRUE
(Both C's)

C9474 0.47UF 20% 6.3V
TBT A D2R P<0>

C9475 0.47UF 20% 4V
TBT A D2R N<0>

C9476 0.47UF 20% 4V
TBT A D2R C P<1>

C9477 0.47UF 20% 4V
TBT A D2R N<1>

C9478 0.22UF 20% 6.3V
DP TBTPA ML C P<3>

C9479 0.22UF 20% 6.3V
DP TBTPA ML C N<3>

C9480 0.22UF 20% 6.3V
TBT: Unused

C9481 0.1UF 10% 16V
TBT A BIAS

C9482 0.1UF 10% 16V
TBT A D2R C P<1>

C9483 0.1UF 10% 16V
TBT A D2R N<1>

C9484 0.22UF 20% 6.3V
DP A AUXCH DDC P

C9485 0.22UF 20% 6.3V
DP A AUXCH DDC N

C9486 0.1UF 10% 16V
C9487 0.1UF 10% 16V

C9488 0.30PF 5% 16V
COG-NPO

C9489 0.30PF 5% 16V
COG-NPO

C9490 0.01UF 10% 16V
XTR-CERM 0201

C9491 0.01UF 10% 16V
XTR-CERM 0201

C9492 0.01UF 10% 16V
XTR-CERM 0201

C9493 0.01UF 10% 16V
XTR-CERM 0201

C9494 0.33PF 5% 16V
XTR-CERM 0201

C9495 0.33PF 5% 16V
XTR-CERM 0201

C9496 0.01UF 10% 16V
XTR-CERM 0201

C9497 0.01UF 10% 16V
XTR-CERM 0201

C9498 0.01UF 10% 16V
XTR-CERM 0201

C9499 0.01UF 10% 16V
XTR-CERM 0201

C9400 0.01UF 10% 16V
XTR-CERM 0201

C9401 0.01UF 10% 16V
XTR-CERM 0402

C9402 0.01UF 10% 16V
XTR-CERM 0201

C9403 0.01UF 10% 16V
XTR-CERM 0201

C9404 0.01UF 10% 16V
XTR-CERM 0201

C9405 0.01UF 10% 16V
XTR-CERM 0201

C9406 0.01UF 10% 16V
XTR-CERM 0201

C9407 0.01UF 10% 16V
XTR-CERM 0201

C9408 0.01UF 10% 16V
XTR-CERM 0201

C9409 0.01UF 10% 16V
XTR-CERM 0201

C9410 0.01UF 10% 16V
XTR-CERM 0201

C9411 0.01UF 10% 16V
XTR-CERM 0201

C9412 0.01UF 10% 16V
XTR-CERM 0201

C9413 0.01UF 10% 16V
XTR-CERM 0201

C9414 0.01UF 10% 16V
XTR-CERM 0201

C9415 0.01UF 10% 16V
XTR-CERM 0603

C9416 0.01UF 10% 16V
XTR-CERM 0402

C9417 0.01UF 10% 16V
XTR-CERM 0603

C9418 0.01UF 10% 16V
XTR-CERM 0201

C9419 0.01UF 10% 16V
XTR-CERM 0201

C9420 0.01UF 10% 16V
XTR-CERM 0201

C9421 0.01UF 10% 16V
XTR-CERM 0201

C9422 0.01UF 10% 16V
XTR-CERM 0201

C9423 0.01UF 10% 16V
XTR-CERM 0201

C9424 0.01UF 10% 16V
XTR-CERM 0201

C9425 0.01UF 10% 16V
XTR-CERM 0201

C9426 0.01UF 10% 16V
XTR-CERM 0201

C9427 0.01UF 10% 16V
XTR-CERM 0201

C9428 0.01UF 10% 16V
XTR-CERM 0201

C9429 0.01UF 10% 16V
XTR-CERM 0201

C9430 0.01UF 10% 16V
XTR-CERM 0201

C9431 0.01UF 10% 16V
XTR-CERM 0201

C9432 0.022UF 20% 6.3V
XTR-CERM 0201

C9433 0.022UF 20% 6.3V
XTR-CERM 0201

C9434 0.022UF 20% 6.3V
XTR-CERM 0201

C9435 0.022UF 20% 6.3V
XTR-CERM 0201

C9436 0.022UF 20% 6.3V
XTR-CERM 0201

C9437 0.022UF 20% 6.3V
XTR-CERM 0201

C9438 0.022UF 20% 6.3V
XTR-CERM 0201

C9439 0.022UF 20% 6.3V
XTR-CERM 0201

C9440 0.022UF 20% 6.3V
XTR-CERM 0201

C9441 0.022UF 20% 6.3V
XTR-CERM 0201

C9442 0.022UF 20% 6.3V
XTR-CERM 0201

C9443 0.022UF 20% 6.3V
XTR-CERM 0201

C9444 0.022UF 20% 6.3V
XTR-CERM 0201

C9445 0.022UF 20% 6.3V
XTR-CERM 0201

C9446 0.022UF 20% 6.3V
XTR-CERM 0201

C9447 0.022UF 20% 6.3V
XTR-CERM 0201

C9448 0.022UF 20% 6.3V
XTR-CERM 0201

C9449 0.022UF 20% 6.3V
XTR-CERM 0201

C9450 0.022UF 20% 6.3V
XTR-CERM 0201

C9451 0.022UF 20% 6.3V
XTR-CERM 0201

C9452 0.022UF 20% 6.3V
XTR-CERM 0201

C9453 0.022UF 20% 6.3V
XTR-CERM 0201

C9454 0.022UF 20% 6.3V
XTR-CERM 0201

C9455 0.022UF 20% 6.3V
XTR-CERM 0201

C9456 0.022UF 20% 6.3V
XTR-CERM 0201

C9457 0.022UF 20% 6.3V
XTR-CERM 0201

C9458 0.022UF 20% 6.3V
XTR-CERM 0201

C9459 0.022UF 20% 6.3V
XTR-CERM 0201

C9460 0.022UF 20% 6.3V
XTR-CERM 0201

C9461 0.022UF 20% 6.3V
XTR-CERM 0201

C9462 0.022UF 20% 6.3V
XTR-CERM 0201

C9463 0.022UF 20% 6.3V
XTR-CERM 0201

C9464 0.022UF 20% 6.3V
XTR-CERM 0201

C9465 0.022UF 20% 6.3V
XTR-CERM 0201

C9466 0.022UF 20% 6.3V
XTR-CERM 0201

C9467 0.022UF 20% 6.3V
XTR-CERM 0201

C9468 0.022UF 20% 6.3V
XTR-CERM 0201

C9469 0.022UF 20% 6.3V
XTR-CERM 0201

C9470 0.022UF 20% 6.3V
XTR-CERM 0201

C9471 0.022UF 20% 6.3V
XTR-CERM 0201

C9472 0.022UF 20% 6.3V
XTR-CERM 0201

C9473 0.022UF 20% 6.3V
XTR-CERM 0201

C9474 0.022UF 20% 6.3V
XTR-CERM 0201


C9475 0.022UF 20% 6.3V
XTR-CERM 0201

C9476 0.022UF 20% 6.3V
XTR-CERM 0201

C9477 0.022UF 2

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:


Part Number	Qty	Description	Reference Des	Critical	BOM Option
118S0145	2	RBS_MTL_FILM_1/20W_17.8K_1.0201_SMD_LF	R9610,R9613		TBTHV:P12V
118S0145	2	RBS_MTL_FILM_1/20W_17.8K_1.0201_SMD_LF	R9611,R9614		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)




ce must pull
D input with
than or equal
(DBW1_1c)


D range:
0 - 5.0V
0.2V



Thunderbolt Connector B



SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	Thunderbolt Connector B
 Apple Inc.	
DRAWING NUMBER 051-9589	
SIZE D	
REVISION 4.18.0	
BRANCH	
PAGE 96 OF 132	
SHEET 85 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	6	RR2_D0M8_0402	A9717,A9718,A9719,A9720,A9721,A9722	D_BKL:PROD	


SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE

LCD Backlight Driver (LP8545)


DRAWING NUMBER 051-9589 D
REVISION 4.18.0
BRANCH
PAGE 97 OF 132
SHEET 86 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REPRODUCE OR COPY IT
IV ALL RIGHTS RESERVED

PCH VCCIO (1.05V S0) REGULATOR



SYNC_MASTER=D2_KEPLER		SYNC_DATE=01/13/2011			
PAGE TITLE					
PCH VCCIO (1.05V) POWER SUPPLY					
DRAWING NUMBER	051-9589	SHEET	D		
REVISION	4.18.0	BRANCH			
NOTICE OF PROPRIETARY PROPERTY:		PAGE	98 OF 132		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	87 OF 99		



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGT1L	*	=STANDARD	?
CPU_BMIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_8SD	*	=8_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?
CLK_PCIE	*	20 MIL	?


PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RXRX	*	=4X_DIELECTRIC	?
PEG_TXTX	*	=4X_DIELECTRIC	?
PEG_TXRX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RXRX
PEG_R2D	PEG_R2D	*	PEG_TXTX
PEG_D2R	PEG_R2D	*	PEG_TXRX

CPU Net Properties



SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
CPU Constraints	
 Apple Inc.	
DRAWING NUMBER	051-9589 D
REVISION	4.18.0
BRANCH	
PAGE	100 OF 132
SHEET	89 OF 99

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?
MEM_DQBL2BL	*	16 MILS	?
MEM_DQCH2CH	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_*	*	MEM_DQS2MEM
MEM_B_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQBL2BL
MEM_A_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQCH2CH
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	*	*	MEM_2OTHER

DDR3 (Memory Down) :

DQ signals should be matched within 0.508mm of associated DQS pair

DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.

DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].

CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.

CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.

A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.

DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.

Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

B

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
			NET	NET
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_P<5..0>	12 28 29 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_N<5..0>	12 28 29 32
MEM_A_CNTL	MEM_37S	MEM_CTRL	MEM_A_CKE<3..0>	12 28 29 32
MEM_A_CNTL	MEM_37S	MEM_CTRL	MEM_A_CS_L<3..2>	12 29 32
MEM_A_CNTL	MEM_37S	MEM_CTRL	MEM_A_CS_L<1>	12 29 32
MEM_A_CNTL	MEM_37S	MEM_CTRL	MEM_A_CS_L<0>	12 28 32
MEM_A_CNTL	MEM_37S	MEM_CTRL	MEM_A_ODT<3..2>	12 29 32
MEM_A_CNTL	MEM_37S	MEM_CTRL	MEM_A_ODT<1>	12 29 32
MEM_A_CNTL	MEM_37S	MEM_CTRL	MEM_A_ODT<0>	12 28 32
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	12 28 29 32
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	12 28 29 32
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	12 28 29 32
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	12 28 29 32
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	12 28 29 32
MEM_A_DQ_BYTETO	MEM_50S	MEM_DQ	MEM_A_DO<7..0>	12 28 29
MEM_A_DQ_BYTE1	MEM_50S	MEM_DQ	MEM_A_DO<15..8>	12 28 29
MEM_A_DQ_BYTE2	MEM_50S	MEM_DQ	MEM_A_DQ<23..16>	12 28 29
MEM_A_DQ_BYTE3	MEM_50S	MEM_DQ	MEM_A_DQ<31..24>	12 28 29
MEM_A_DQ_BYTE4	MEM_50S	MEM_DQ	MEM_A_DQ<39..32>	12 28 29
MEM_A_DQ_BYTE5	MEM_50S	MEM_DQ	MEM_A_DQ<47..40>	12 28 29
MEM_A_DQ_BYTE6	MEM_50S	MEM_DQ	MEM_A_DQ<55..48>	12 28 29
MEM_A_DQ_BYTE7	MEM_50S	MEM_DQ	MEM_A_DQ<63..56>	12 28 29
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_P<0>	12 28 29
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_N<0>	12 28 29
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_P<1>	12 28 29
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_N<1>	12 28 29
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_P<2>	12 28 29
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_N<2>	12 28 29
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_P<3>	12 28 29
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_N<3>	12 28 29
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_P<4>	12 28 29
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_N<4>	12 28 29
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_P<5>	12 28 29
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_N<5>	12 28 29
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_P<6>	12 28 29
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_N<6>	12 28 29
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_P<7>	12 28 29
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_N<7>	12 28 29
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_P<5..0>	12 30 31 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_N<5..0>	12 30 31 32
MEM_B_CNTL	MEM_37S	MEM_CTRL	MEM_B_CKE<3..2>	12 31 32
MEM_B_CNTL	MEM_37S	MEM_CTRL	MEM_B_CKE<1>	12 31 32
MEM_B_CNTL	MEM_37S	MEM_CTRL	MEM_B_CKE<0>	12 30 32
MEM_B_CNTL	MEM_37S	MEM_CTRL	MEM_B_CS_L<3..0>	12 30 31 32
MEM_B_CNTL	MEM_37S	MEM_CTRL	MEM_B_ODT<3..1>	12 31 32
MEM_B_CNTL	MEM_37S	MEM_CTRL	MEM_B_ODT<0>	12 30 32
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..7>	12 30 31 32
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<6>	12 30 31 32
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<5..0>	12 30 31 32
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	12 30 31 32
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	12 30 31 32
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	12 30 31 32
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	12 30 31 32
MEM_B_DQ_BYTETO	MEM_50S	MEM_DQ	MEM_B_DO<7..0>	12 30 31
MEM_B_DQ_BYTE1	MEM_50S	MEM_DQ	MEM_B_DO<15..8>	12 30 31
MEM_B_DQ_BYTE2	MEM_50S	MEM_DQ	MEM_B_DO<23..16>	12 30 31
MEM_B_DQ_BYTE3	MEM_50S	MEM_DQ	MEM_B_DO<31..24>	12 30 31
MEM_B_DQ_BYTE4	MEM_50S	MEM_DQ	MEM_B_DO<39..32>	12 30 31
MEM_B_DQ_BYTE5	MEM_50S	MEM_DQ	MEM_B_DO<47..40>	12 30 31
MEM_B_DQ_BYTE6	MEM_50S	MEM_DQ	MEM_B_DO<55..48>	12 30 31
MEM_B_DQ_BYTE7	MEM_50S	MEM_DQ	MEM_B_DO<63..56>	12 30 31
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_P<0>	12 30 31
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_N<0>	12 30 31
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_P<1>	12 30 31
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_N<1>	12 30 31
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_P<2>	12 30 31
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_N<2>	12 30 31
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_P<3>	12 30 31
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_N<3>	12 30 31
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_P<4>	12 30 31
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_N<4>	12 30 31
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_P<5>	12

8

7

6

5

4

3

2

1

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_DISPLAYPORT	10L1,10L2,10L3,10L4	=4:1_SPACING	?	PCH_DISPLAYPORT	TOP,BOTTOM	=4:1_SPACING	?
LVDS	10L1,10L2,10L3,10L4	=4:1_SPACING	?	LVDS	TOP,BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	10L1,10L2,10L3,10L4	=5:1_SPACING	?	SATA	TOP,BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	10L1,10L2,10L3,10L4	=4:1_SPACING	?	USB	TOP,BOTTOM	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 3.0 INTERFACE CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	10L1,10L2,10L3,10L4	=5:1_SPACING	?	USB3	TOP,BOTTOM	=5:1_SPACING	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG A CLK P 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG A CLK N 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG A DATA P<2..0> 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG A DATA N<2..0> 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG A DATA P<3> 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG A DATA N<3> 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG B DATA P<2..0> 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	LVDS IG B DATA N<2..0> 9 18
SVSCLK_CLK32K_RTC	LVDS_85D	LVDS	SATA HDD R2D C P 17 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA HDD R2D C N 17 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA HDD D2R P 17 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA HDD D2R N 17 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD D2R_MUX OUT P 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD D2R_MUX OUT N 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD R2D_MUX IN P 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD R2D_MUX IN N 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD D2R_N 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD D2R_P 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD R2D_P 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD R2D_N 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD R2D_UF_P 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA SSD R2D_UF_N 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD R2D_C_P 9 17
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD R2D_C_N 9 17
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD R2D_P 9 17
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD R2D_N 9 17
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD D2R_P 9 17
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD D2R_N 9 17
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD D2R_UF_P 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	SATA ODD D2R_UF_N 39
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	PCH SATA3COMP 17
SVSCLK_CLK32K_RTC	LVDS_85D	SATA	PCH SATAICOMP 17
SVSCLK_CLK32K_RTC	USB_85D	USB	USB EXTB_XHCI_P 19 26
SVSCLK_CLK32K_RTC	USB_85D	USB	USB EXTB_XHCI_N 19 26
SVSCLK_CLK32K_RTC	USB_85D	USB	USB EXTB_EHCI_P 19 26
SVSCLK_CLK32K_RTC	USB_85D	USB	USB EXTB_EHCI_N 19 26
SVSCLK_CLK32K_RTC	USB_85D	USB	USB HUB UP_P 19 26
SVSCLK_CLK32K_RTC	USB_85D	USB	USB HUB UP_N 19 26
SVSCLK_CLK32K_RTC	USB_85D	USB	USB EXTA_P 19 40
SVSCLK_CLK32K_RTC	USB_85D	USB	USB EXTA_N 19 40
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_EXTR_P 7 26 38
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_EXTB_N 7 26 38
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_EXTC_P 9 19
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_EXTC_N 9 19
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_CAMERA_CONN_P 7 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_CAMERA_CONN_N 7 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_BT_P 9 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_BT_N 9 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_BT_CONN_P 7 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_BT_CONN_N 7 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_BT_WAKE_P 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_BT_WAKE_N 34
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_TPAD_P 9 49
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_TPAD_N 9 49
SVSCLK_CLK32K_RTC	USB_85D	USB	USB_SMC_P 9

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET							
LPC							
LPC	*		6 MIL		?		
CLK_LPC	*		8 MIL		?		

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET							
SMB							
SMB	*		=2x_DIELECTRIC		?		

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET							
HDA							
HDA	*		=2x_DIELECTRIC		?		

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET							
CLK_SLOW							
CLK_SLOW	*		8 MIL		?		

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPACING_RULE_SET							
SPI							
SPI	*		8 MIL		?		

PCH Net Properties

NET_TYPE	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
LPC AD<3..0>	LPC AD	LPC	7 17 41 43 82	
LPC FRAME_L	LPC FRAME	LPC	7 17 41 43 82	
LPC RESET_L	LPC RESET	LPC	25	
LPC CLK33M_SMC_R	LPC CLK33M_SMC	LPC	19 25	
LPC CLK33M_SMC	LPC CLK33M_SMC	LPC	25 41	
LPC CLK33M_LPCPLUS	LPC CLK33M_LPCPLUS	LPC	7 25 43	
SMBUS PCH CLK	SMBUS PCH CLK	SMB	17 44	
SMBUS PCH DATA	SMBUS PCH DATA	SMB	17 44	
SMBUS_PCH_0_CLK	SMBUS_PCH_0_CLK	SMB	17 44	
SMBUS_PCH_0_DATA	SMBUS_PCH_0_DATA	SMB	17 44	
SMBUS_PCH_1_CLK	SMBUS_PCH_1_CLK	SMB	17 44	
SMBUS_PCH_1_DATA	SMBUS_PCH_1_DATA	SMB	17 44	
HDA_BTT_CLK	HDA_BTT_CLK	HDA	17 53	
HDA_BTT	HDA_BTT	HDA	17 53	
HDA_SYNC	HDA_SYNC	HDA	17 53	
HDA_RST_L	HDA_RST	HDA	17	
HDA_RST_R	HDA_RST	HDA	17 53	
HDA_SDIN0	HDA_SDIN0	HDA	17 53	
AUD_SDIN	AUD_SDIN	HDA	53	
HDA_SDOUT	HDA_SDOUT	HDA	17 53	
HDA_SDOUT_R	HDA_SDOUT_R	HDA	17 25	
SPI_CLK	SPI_CLK	SPI	17 43	
SPI_CLK_R	SPI_CLK_R	SPI	43	
SPI_MOSI	SPI_MOSI	SPI	17 43	
SPI_MOSI_R	SPI_MOSI_R	SPI	43	
SPI_MISO	SPI_MISO	SPI	17 43	
SPI_CS0	SPI_CS0	SPI	17 43	
SPI_CS0_R_L	SPI_CS0_R_L	SPI	43	
SPI_CS0_L	SPI_CS0_L	SPI	43	
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_R2D_P	
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_R2D_N	
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_R2D_C_P	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_R2D_C_N	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_D2R_P	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_D2R_N	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_D2R_C_P	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_ENET_D2R_C_N	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_R2D_P	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_R2D_N	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_R2D_C_P	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_R2D_C_N	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_D2R_P	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_D2R_N	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_D2R_PI_P	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_D2R_PI_N	7 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_R2D_PI_P	34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_AP_R2D_PI_N	34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_D2R_MUX_OUT_P	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_D2R_MUX_OUT_N	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_R2D_C_P<1..0>	9 39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_R2D_C_N<1..0>	9 39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_D2R_P<1..0>	9 39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_D2R_N<1..0>	9 39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_R2D_MUX_IN_P	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_R2D_MUX_IN_N	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_D2R_C_P<1>	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_D2R_C_N<1>	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_R2D_P<1>	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_SSD_R2D_N<1>	39
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_TBT_P	17 35
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_TBT_N	17 35
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK96M_DOT_P	17
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK96M_DOT_N	17
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_SATA_P	17
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_SATA_N	17
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK14P3M_REFCLK	17
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK33M_PCIEIN	17 25
PCIE_B5D	PCIE_B5D	PCIE	PEX_TSTCLK_O_P	71 95
PCIE_B5D	PCIE_B5D	PCIE	PEX_TSTCLK_O_N	71 95
PCIE_B5D	PCIE_B5D	PCIE	PEG_CLK100M_P	17 71
PCIE_B5D	PCIE_B5D	PCIE	PEG_CLK100M_N	17 71
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_ENET_P	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_ENET_N	7 17 38
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_AP_P	17 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_AP_N	17 34
PCIE_B5D	PCIE_B5D	PCIE	PCIE_CLK100M_FW_P	9 17
PCIE_B5D				

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
TBTDP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5x_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP_*D physical rules.

TABLE_PHYSICAL_ASSIGNMENT symbols must be used to create the assignments.

Proper differential impedance depends on mDP connector used.

For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
TBT_A_R2D	DISPLAYPORT	TBTDP_SDN	?
TBT_A_R2D	DISPLAYPORT	TBTDP_SDP	?
TBT_A_R2D	DISPLAYPORT	TBTDP_SDN	?
TBT_A_R2D	DISPLAYPORT	TBTDP_SDN	?
DP_TBTPA_ML	DISPLAYPORT	DP_TBTPA_ML_C_P<3..1:2>	?
DP_TBTPA_ML	DISPLAYPORT	DP_TBTPA_ML_C_N<3..1:2>	?
DP_TBTPA_ML	DISPLAYPORT	DP_TBTPA_ML_P<3..1:2>	?
DP_TBTPA_ML	DISPLAYPORT	DP_TBTPA_ML_N<3..1:2>	?
DP_TBTPA_ML	DISPLAYPORT	DP_A_LSX_ML_P<1>	?
DP_TBTPA_ML	DISPLAYPORT	DP_A_LSX_ML_N<1>	?
TBT_A_D2R	DISPLAYPORT	TBT_A_D2R_C_P<1..0>	?
TBT_A_D2R	DISPLAYPORT	TBT_A_D2R_C_N<1..0>	?
TBT_A_D2R	DISPLAYPORT	TBT_A_D2R_P<1..0>	?
TBT_A_D2R	DISPLAYPORT	TBT_A_D2R_N<1..0>	?
TBT_A_AUXCH	DISPLAYPORT	DP_TBTPA_AUXCH_C_P	?
TBT_A_AUXCH	DISPLAYPORT	DP_TBTPA_AUXCH_C_N	?
TBT_A_AUXCH	DISPLAYPORT	DP_TBTPA_AUXCH_P	?
TBT_A_AUXCH	DISPLAYPORT	DP_TBTPA_AUXCH_N	?
TBT_A_AUXCH	DISPLAYPORT	DP_A_AUXCH_DDC_P	?
TBT_A_AUXCH	DISPLAYPORT	DP_A_AUXCH_DDC_N	?
TBT_A_AUXCH	DISPLAYPORT	TBT_A_D2R1_AUXDDC_P	?
TBT_A_AUXCH	DISPLAYPORT	TBT_A_D2R1_AUXDDC_N	?
TBT_B_R2D	DISPLAYPORT	TBT_B_R2D_C_P<1..0>	?
TBT_B_R2D	DISPLAYPORT	TBT_B_R2D_C_N<1..0>	?
TBT_B_R2D	DISPLAYPORT	TBT_B_R2D_P<1..0>	?
TBT_B_R2D	DISPLAYPORT	TBT_B_R2D_N<1..0>	?
DP_TBTPB_ML	DISPLAYPORT	DP_TBTPB_ML_C_P<3..1:2>	?
DP_TBTPB_ML	DISPLAYPORT	DP_TBTPB_ML_C_N<3..1:2>	?
DP_TBTPB_ML	DISPLAYPORT	DP_TBTPB_ML_P<3..1:2>	?
DP_TBTPB_ML	DISPLAYPORT	DP_TBTPB_ML_N<3..1:2>	?
DP_TBTPB_ML	DISPLAYPORT	DP_B_LSX_ML_P<1>	?
DP_TBTPB_ML	DISPLAYPORT	DP_B_LSX_ML_N<1>	?
TBT_B_R2D	DISPLAYPORT	TBT_B_D2R_C_P<1..0>	?
TBT_B_R2D	DISPLAYPORT	TBT_B_D2R_C_N<1..0>	?
TBT_B_R2D	DISPLAYPORT	TBT_B_D2R_P<1..0>	?
TBT_B_R2D	DISPLAYPORT	TBT_B_D2R_N<1..0>	?
TBT_B_AUXCH	DISPLAYPORT	DP_TBTPB_AUXCH_C_P	?
TBT_B_AUXCH	DISPLAYPORT	DP_TBTPB_AUXCH_C_N	?
TBT_B_AUXCH	DISPLAYPORT	DP_TBTPB_AUXCH_P	?
TBT_B_AUXCH	DISPLAYPORT	DP_TBTPB_AUXCH_N	?
TBT_B_AUXCH	DISPLAYPORT	DP_B_AUXCH_DDC_P	?
TBT_B_AUXCH	DISPLAYPORT	DP_B_AUXCH_DDC_N	?
TBT_B_D2R	DISPLAYPORT	TBT_B_D2R1_AUXDDC_P	?
TBT_B_D2R	DISPLAYPORT	TBT_B_D2R1_AUXDDC_N	?

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
TBT_SPI_CLK	DISPLAYPORT	TBT_SPI_CLK	?
TBT_SPI_MOSI	DISPLAYPORT	TBT_SPI_MOSI	?
TBT_SPI_MISO	DISPLAYPORT	TBT_SPI_MISO	?
TBT_SPI_CS	DISPLAYPORT	TBT_SPI_CS	?

Only used on hosts supporting Thunderbolt video-in

SYNC_MASTER=D2 KEPLER	SYNC_DATE=01/13/2012
PAGE_TITLE	
Thunderbolt Constraints	
DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0	BRANCH
PAGE 105 OF 132	SHEET 93 OF 99
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
SMBUS_SMC_2_S3_SCL	SMBUS_SMC_2_S3_SCL	SMB	7 41 44
SMBUS_SMC_2_S3_SDA	SMBUS_SMC_2_S3_SDA	SMB	7 41 44
SMBUS_SMC_1_S0_SCL	SMBUS_SMC_1_S0_SCL	SMB	41 44
SMBUS_SMC_1_S0_SDA	SMBUS_SMC_1_S0_SDA	SMB	41 44
SMBUS_SMC_0_S0_SCL	SMBUS_SMC_0_S0_SCL	SMB	41 44
SMBUS_SMC_0_S0_SDA	SMBUS_SMC_0_S0_SDA	SMB	41 44
SMBUS_SMC_5_SCL	SMBUS_SMC_5_SCL	SMB	41 44
SMBUS_SMC_5_SDA	SMBUS_SMC_5_SDA	SMB	41 44
SMBUS_SMC_3_SCL	SMBUS_SMC_3_SCL	SMB	41 44
SMBUS_SMC_3_SDA	SMBUS_SMC_3_SDA	SMB	41 44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
CHGR_CSI	CHGR_CSI_P	1TO1_DIFFPAIR	61
	CHGR_CSI_N	1TO1_DIFFPAIR	61
CHGR_CSO	CHGR_CSO_P	1TO1_DIFFPAIR	61
	CHGR_CSO_N	1TO1_DIFFPAIR	61

8 7 6 5 4 3 2 1

SYNC MASTER=D2 KEPLER	SYNC DATE=01/13/2012
PAGE TITLE	
SMC Constraints	
DRAWING NUMBER	SIZE
051-9589	D
REVISION	
4.18.0	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	
PAGE	
106 OF 132	
SHEET	
94 OF 99	

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=5x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_8SD	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
HDMI	*	=3x_DIELECTRIC	?

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CN intra-pair matching should be 0.127mm. Max length 330.2mm.

MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P
FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N
FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P
FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 A<8..0>
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 A<8..0>
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 ABI_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 ABI_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 RAS_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 RAS_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CAS_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CAS_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 WE_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 WE_L
FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A0 CKE_L
FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A1 CKE_L
FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CS_L
FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CS_L
FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<0>
FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<1>
FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<2>
FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<3>
FB_A1_EDC0	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<0>
FB_A1_EDC1	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<1>
FB_A1_EDC2	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<2>
FB_A1_EDC3	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<3>
FB_A0_DBT_I0	GDDR5_45SE	GDDR5_DATA	FB A0 DBI_L<0>
FB_A0_DBT_I1	GDDR5_45SE	GDDR5_DATA	FB A0 DBI_L<1>
FB_A0_DBT_I2	GDDR5_45SE	GDDR5_DATA	FB A0 DBI_L<2>
FB_A0_DBT_I3	GDDR5_45SE	GDDR5_DATA	FB A0 DBI_L<3>
FB_A1_DBT_I0	GDDR5_45SE	GDDR5_DATA	FB A1 DBI_L<0>
FB_A1_DBT_I1	GDDR5_45SE	GDDR5_DATA	FB A1 DBI_L<1>
FB_A1_DBT_I2	GDDR5_45SE	GDDR5_DATA	FB A1 DBI_L<2>
FB_A1_DBT_I3	GDDR5_45SE	GDDR5_DATA	FB A1 DBI_L<3>
FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK_P<0>
FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK_N<0>
FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK_P<1>
FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK_N<1>
FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK_P<0>
FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK_N<0>
FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK_P<1>
FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK_N<1>
FB_A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A0 DO<7..0>
FB_A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A0 DO<15..8>
FB_A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A0 DO<23..16>
FB_A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A0 DO<31..24>
FB_A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A1 DO<7..0>
FB_A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A1 DO<15..8>
FB_A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A1 DO<23..16>
FB_A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A1 DO<31..24>
FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A0 RESET_L
FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A1 RESET_L

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 A<8..0>
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 A<8..0>
FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 ABI_L
FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 ABI_L
FB_B0_RAS	GDDR5_45SE	GDDR5_CMD	FB B0 RAS_L
FB_B1_RAS	GDDR5_45SE	GDDR5_CMD	FB B1 RAS_L
FB_B0_CAS	GDDR5_45SE	GDDR5_CMD	FB B0 CAS_L
FB_B1_CAS	GDDR5_45SE	GDDR5_CMD	FB B1 CAS_L
FB_B0_WE	GDDR5_45SE	GDDR5_CMD	FB B0 WE_L
FB_B1_WE	GDDR5_45SE	GDDR5_CMD	FB B1 WE_L
FB_B0_CKE	GDDR5_45SE	GDDR5_CMD	FB B0 CKE_L
FB_B1_CKE	GDDR5_45SE	GDDR5_CMD	FB B1 CKE_L
FB_B0_CS	GDDR5_45SE	GDDR5_CMD	FB B0 CS_L
FB_B1_CS	GDDR5_45SE	GDDR5_CMD	FB B1 CS_L
FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
FB_B0_DBT	GDDR5_45SE	GDDR5_DATA	FB B0 DBI_L<0>
FB_B1_DBT	GDDR5_45SE	GDDR5_DATA	FB B1 DBI_L<1>
FB_B0_DBT_I1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI_L<1>
FB_B1_DBT_I1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI_L<1>
FB_B0_DBT_I2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI_L<2>
FB_B1_DBT_I2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI_L<2>
FB_B0_DBT_I3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI_L<3>
FB_B1_DBT_I3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI_L<3>
FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK_P<0>
FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK_N<0>
FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK_P<1>
FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK_N<1>
FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK_P<0>
FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK_N<0>
FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK_P<1>
FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK_N<1>
FB_B0_DQ_BYTER0	GDDR5_45SE	GDDR5_DATA	FB B0 DO<7..0>
FB_B0_DQ_BYTER1	GDDR5_45SE	GDDR5_DATA	FB B0 DO<15..8>
FB_B0_DQ_BYTER2	GDDR5_45SE	GDDR5_DATA	FB B0 DO<23..16>
FB_B0_DQ_BYTER3	GDDR5_45SE	GDDR5_DATA	FB B0 DO<31..24>
FB_B1_DQ_BYTER0	GDDR5_45SE	GDDR5_DATA	FB B1 DO<7..0>
FB_B1_DQ_BYTER1	GDDR5_45SE	GDDR5_DATA	

D

C

B

A

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1TO1_55S	*	+1:1_DIFFPAIR	-55_OHM_SR	-55_OHM_SE	-55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1TO1_55S	*	+1:1_DIFFPAIR	-55_OHM_SR	-55_OHM_SE	-55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIOIDIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_55S_CQUMVPSN81	*	+1:1_DIFFPAIR	-55_OHM_SR	-55_OHM_SE	-55_OHM_SE	0.2 MM	0.2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEN_CLK	*	GND_P2MM
GND	MEN_CMD	*	GND_P2MM
GND	MEN_CTRL	*	GND_P2MM
GND	MEM_*_DQ_BYTE*	*	GND_P2MM
GND	MEM_DQS	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D_OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S_OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D_OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D_OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D_OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations


Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM		0.127 MM	6.35 MM			
MEM_85D	TOP		0.1 MM	6.35 MM			

D2 Specific Net Properties



D2 Specific Net Properties



SYNC MASTER=D2 CLEAN		SYNC DATE=03/15/2012
Project Specific Constraints		
 Apple Inc.		
DRAWING NUMBER	051-9589	SIZE
REVISION	4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		
THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
III NOT TO REPRODUCE OR COPY IT		
IV ALL RIGHTS RESERVED		

15" MBP BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP,ISL2,ISL3,ISL4,ISL5,ISL6,ISL7,ISL8,ISL9,ISL10,ISL11,BOTTOM			NO_TYPE,BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
50_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.105 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.120 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2,ISL11	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.140 MM	0.140 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.120 MM	0.120 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2,ISL11	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.110 MM	0.110 MM		0.180 MM	0.180 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.099 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3,ISL4,ISL9,ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2,ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.079 MM	0.079 MM		0.200 MM	0.200 MM



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH
-------------------	-------	-----------------------	--------------------	--------------------	---------------------

8 7 6 5 4 3 2 1


GPU 1.0V CURRENT SENSE



CPU DDR CURRENT SENSE




LCD PANEL CURRENT SENSE



8 7 6 5 4 3 2 1


NOTICE OF PROPRIETARY PROPERTY:	DRAWING NUMBER	051-9589
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	SIZE	D
THE POSSESSOR AGREES TO THE FOLLOWING:	REVISION	4.18.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	BRANCH	
II NOT TO REPRODUC OR COPY IT	PAGE	130 OF 132
IV ALL RIGHTS RESERVED	SHEET	98 OF 99




DEBUG SENSORS AND ADC

8 7 6 5 4 3 2 1


LCD BKLT Current Sense




TBT (T29) CURRENT SENSE




SSD CURRENT SENSE



GPU FB (1.35V/1.5V) CURRENT SENSE




X29 AIRPORT CURRENT SENSE





www.qdzbwx.com

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	4	ADAU1408-E.1/14W,0402,060-LP	03281,03222,(03231)		SENSOR_NONPROD:N

LCD BKLT Voltage Sense



CPU VCCSA VOLTAGE SENSE



DRAWING NUMBER		051-9589
SIZE		D
REVISION		4.18.0
BRANCH		
PAGE		132 OF 132
SHEET		99 OF 99

SYNC DATE:01/13/2011

PAGE TITLE: SMC12 SENSORS EXTENDED

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1