

# MS-7788 Ver: 3.0 u-ATX : 226 \* 173 mm

## CPU:

Intel - Sandy Bridge LGA 1155

## System Chipset:

INTEL - Cougar Point PCH(H61)

## OnBoard Chipset:

HD Audio Codec:ALC887VD / VT1708SCE

LAN:RTL 8105E 10/100 , Co-lay 8111E 10/100/1000

SIO:FIN71868AD

Flash ROM: 32Mb SPI (PCH)

## Main Memory:

DDRIII (1066/1333MHz) \* 2 (Dual Channel)

## Expansion Slots:

PCI Express (X16) Slot \* 1

PCI Express (X1) Slot \* 1

## PWM:

Controller: UT501 3+1 Phase

CPU+GPU: UP6282 MOSFET Driver

CPU VTT: UP1504

CPU SA : OP+MOS

DDR: UP1504

PCH: OP+MOS

## ACPI:

UPI

## Other:

SATA2.0 x4 (PCH)


USB2.0 RearX6 Front x4


D-SUB/HDMI\*1


TPM Header \*1

Speaker Pin Header


Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG	3
CPU-Memory	4
CPU-Power	5
CPU-GND	6
DDR III DIMM 1	7
DDR III DIMM 2	8
CP-PCI/E/DMI/USB/CLK	9
CP-SATA/HOST/FAN/GPIO/VGA	10
CP-SMB/LPC/AUDIO/RTC	11
CP-POWER	12
CP-GND/NVRAM	13
CP Strap	14
PCI E x16 /x1	15
SIO-Fintek F71868AD	16
FAN Control	17
Audio - ALC887VD / VT1708SCE	18
LAN - RTL8105E/8111E	19
HDMI Connect	20
VGA	21
SATA / FAN Control	22
USB Connector	23
ACPI Controller UPI	24
VRD12 - UT501 3+1-Phase	25
uPI6282 3-Phase CPU	26
uPI6282 1-Phase GPU	27
CPU_VTT - UP1504 1-Phase	28
CPU_SA - OP+MOS	29
DDR Power - UP1504 1-Phase	30
PCH Power - OP+MOS	31
ATX F_Panel/EMI/TPM/LPT	32
XDP / Manual Parts	33
EMI CAP	34
Power Map	35
Power Sequence	36
GPIO Map	37
History	38















## DDRIII DIMM\_A0



## DDRIII DIMM\_A1




**MICRO-STAR INT'L CO.,LTD**


MS-7788

Size Custom	Document Description <b>DDR III DIMM 1</b>	Rev 30
Date: Tuesday, April 03, 2012	Sheet 7 of 38	

# DDRIII DIMM\_B0



















PCH Straps


BOOT DEVICE	GNT1	SATA1GP/GPIO19
LPC	0	0
PCI	1	0
SPI	1	1




INTVRMEN  
0: DISABLE INTERNAL VRM  
1: ENABLE INTERNAL VRM \*  
  
When these voltage regulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.




DSWVRMEN  
0 : Disable Internal Deep Sleep 1.05 V regulators.  
1 : Enable Internal Deep Sleep 1.05 V regulators.  
  
This signal enables the internal Deep Sleep 1.05 V regulators. Must be connected even when not supporting DSW.




HDA\_SDO  
Disable ME in Manufacturing Mode when pull LOW ????  
  
HDA\_SDO has internal pull down.  
Default should be connected to SDIN of codec, no pull up/down.  
To Disable ME need to have a jumper to pull high




DMI AC/DC MODE  
0 : AC  
1 : DC \*




Topblock swap override when pull-low  
Signal has a weak internal pull-up



GPI08  
0 : Integrated Clocking Enable (FCIM)\*  
1 : Buffer Through Mode Enable (BTM)



GPI028  
0 : OD PLL VR disabled  
1 : OD PLL VR enabled \*  
Signal has a weak internal pull-up



INT3\_3V#  
0 : ??????????????  
1 : ?????????????? \*


1: INIT3\_3V to asserted for 16 PCI clock to reset the processor by some evens occur.  
0: Can not to reset the processor.



HDA\_SYNC  
OD PLL VR SUPPLY SEL  
0: 1.8V SUPPLY \*  
1: 1.5V SUPPLY



GPI015  
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY \*  
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY



DMI/FDI TERMINATION VOLTAGE  
DC COUPLED: TX/RX TO VCC IF SAMPLED HIGH  
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW \*  
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP





SPKR  
0 : EN TCO REBOOT \*  
1 : DIS TCO REBOOT

MICRO-STAR INT'L CO.,LTD		
MS-7788		
Size Custom	Document Description CP-Strap	Rev 30
Date: Tuesday, April 03, 2012	Sheet 14 of 38	




PCI\_Express X16 Slot






## LPC I/O STRAPPING RESISTOR & Others Pull Hi Resistor

STRAP	Don't STUFF	STUFF
SOUTA#	4E	2E
DTRA#	FAN START DUTY 40%	FAN START DUTY 100%
STRAP TIMING	AMD Timing	Intel Courager point Timing
FANCTL 1/2/3	DAC Mode	PWM Mode
STRAP DPORT (SOUT2)	Enable 80 Port	Disable 80 Port
Strap Peectect (RTSA#)	Alarm mode	Force mode




MB ID	GPIO 32	33
7788-30	0	0
	0	1
	1	0
	1	1


## OPT BOM




## HW Monitor - Thermal



## Close to Hot point



## HW Monitor - Voltage




## MICRO-STAR INT'L CO.,LTD

MS-7788

Size	Document Description	Rev
Custom	SIO-Fintek F71868AD(EUP)	30
Date: Tuesday, April 03, 2012	Sheet 16 of 38	


## CPU FAN-COUNTROL CIRCUIT

From SIO SYSTEM FAN1



## SYSTEM FAN3-COUNTROL CIRCUIT


From SIO SYSTEM FAN3



## CHASSIS FAN-COUNTROL CIRCUIT

From SIO SYSTEM FAN2

2012.03.22 Modify follow Module




MICRO-STAR INT'L CO.,LTD

MS-7788







Size	Document Description	Rev
Custom	FAN Control	30
Date: Tuesday, April 03, 2012	Sheet 17 of 38	

ALC887-VD  
VT1708S CE



Codec Pin25 & 38連接的Layout，以最短路徑，至少40mils線寬連接。





## 銅製程




Vinafix.com





Varister --> cap for cost down



co-lay RTL8111E Giga LAN




Pin49: 9 via from top layer to GND  
and make the via at the center of



	3.3V	mW
10 M Idle/TxRx	14/75	46/248
100 M Idle/TxRx	43/66	142/218
S0 ALDPS	3.2	11

	3.3V	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13

Giga-Lan		10/100-Lan	
<b>N58-22F0731</b> Link      Yellow Active    Blinking 1000      Orange 100        Green 10         None		<b>N58-22F0771</b> Link      Yellow Active    Blinking 100        Green 10         None	
19		19	
20		20	
21		21	
22		22	



**MICRO-STAR INT'L CO.,LTD**

MS-7788

Size	Document Description
------	----------------------








Custom	<b>LAN - RTL8105E / 8111E</b>
--------	-------------------------------

Rev	
30	

HDMI level shifter

HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)

10 HDMI_DDPB_CLK_P	<<	HDMI_DDPB_CLK_P	C333	0.1u10X	HDMI_C_CLK_P	R443	680R	HDMI_DATA_CLK_DP
10 HDMI_DDPB_CLK_N	<<	HDMI_DDPB_CLK_N	C332	0.1u10X	HDMI_C_CLK_N	R491	680R	HDMI_DATA_CLK_DN
10 HDMI_DDPB_TX2_P	<<	HDMI_DDPB_TX2_P	C328	0.1u10X	HDMI_C_DATA2_P	R440	680R	HDMI_DATA2_DP
10 HDMI_DDPB_TX2_N	<<	HDMI_DDPB_TX2_N	C329	0.1u10X	HDMI_C_DATA2_N	R469	680R	HDMI_DATA2_DN
10 HDMI_DDPB_TX1_P	<<	HDMI_DDPB_TX1_P	C330	0.1u10X	HDMI_C_DATA1_P	R484	680R	HDMI_DATA1_DP
10 HDMI_DDPB_TX1_N	<<	HDMI_DDPB_TX1_N	C331	0.1u10X	HDMI_C_DATA1_N	R487	680R	HDMI_DATA1_DN
10 HDMI_DDPB_TX0_P	<<	HDMI_DDPB_TX0_P	C335	0.1u10X	HDMI_C_DATA0_P	R497	680R	HDMI_DATA0_DP
10 HDMI_DDPB_TX0_N	<<	HDMI_DDPB_TX0_N	C334	0.1u10X	HDMI_C_DATA0_N	R468	680R	HDMI_DATA0_DN




For EMI

HDMI_C_CLK_N	R871	X_180R/1%
HDMI_C_CLK_P	R871	X_180R/1%
HDMI_C_DATA0_N	R874	X_180R/1%
HDMI_C_DATA0_P	R874	X_180R/1%
HDMI_C_DATA1_N	R873	X_180R/1%
HDMI_C_DATA1_P	R873	X_180R/1%
HDMI_C_DATA2_N	R872	X_180R/1%
HDMI_C_DATA2_P	R872	X_180R/1%

EMI

HDMI_DDC_CLK_R	C573	X_0.1u16X
HDMI_DDC_DATA_R	C572	X_0.1u16X
HDMI_HOT_DET	C571	X_0.1u16X









D-Sub

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

Level shift



<https://vinafix.com>






Table 1-3. Desktop Intel® 6 Series Chipset SKUs

Feature Set	SKU Name(s)					
	Q67	Q65	B65	H67	P67	H61
Total number of SATA ports	6	6	6	6	6	4
• SATA Ports (6 Gb/s, 3 Gb/s, and 1.5 Gb/s)	2 <sup>4</sup>	1 <sup>5</sup>	1 <sup>5</sup>	2 <sup>4</sup>	2 <sup>4</sup>	0
• SATA Ports (3 Gb/s and 1.5 Gb/s only)	4	5	5	4	4	4 <sup>8</sup>



NOTES:

8. SATA ports 2 and 3 are disabled.

SATA 3G PORT 0,1




SATA 3G PORT 4,5



<https://vinafix.com>

## 5V\_RUSB Switch

5V\_RUSB must 120mm



Default VCC5 (PIN1-3,2-4)


JUSB_PW1	BIOS Menu	Wake up support
1-3,2-4	EUP Enable	Not support
	EUP Disable	Not support
3-5,4-6	EUP Enable	Not support
	EUP Disable	support

## Rear USB Connector


NEAR USB REAR CONNECTOR




### REAR USB PORT 10,11 (With LAN)



### REAR USB PORT 8,9




### REAL USB PORT 4,5




## Front USB Connector

For H61 6,7,12,13 Port should be remove



### FRONT USB PORT 2,3



### FRONT USB PORT 0,1




5VDIMM FOR DDR




3VSB


3VSB supply to PCH and other device.  
Turn off when Deep S3/S5 by 5VSB off.





VCC1\_8REF











5VSB Power Switch



## VRMPWRGD LEVEL SHIFT



3000mil < L < 6000mil  
4mil / 20mil  
55 ohm Impedence  
must be Referenced GND




**MICRO-STAR INT'L CO.,LTD**

MS-7788

Size Custom	Document Description <b>VRD12 - UT501 3+1-Phase</b>	Rev 30
Date: Tuesday, April 03, 2012		Sheet 25 of 38









OPC: 50A

Max: 35A

<https://vinafix.com>



MICRO-STAR INT'L CO.,LTD





MS-7788

Size	Document Description	Rev
Custom	UP6234 1-Phase GPU	30
Date:	Tuesday, April 03, 2012	Sheet 27 of 38

# CPU\_VTT:1.05/1.00


$CPU\ VTT\ 8.5A + SA\ Core = 8.8A = 17.3A$

$I_{ripple} = 1.92(vtt) + 1.88(sa)$   
 $5 \times 1 = 5A > 3.8A$





CPU\_SA:0.925/0.85

SA Core =8.8A



$$I_b = (CPU\_VTT - V_{be}) / R_{394} = 0.021 \text{ mA}$$
$$I_c = (5VSB - V_{ce}) / R_{369} = 0.24 \text{ mA}$$
$$\beta \cdot I_b = 0.638 \text{ mA} > I_c$$




Close to U31

8.8A

VCCSA\_VID  
0 : 0.925V  
1 : 0.85V

CRB 1.0 Update level as nc





VCCSA_VID	
Low	0.925V
High	0.85V

$$I_b = (V_{ccsa\_vid} - V_{be}) / R_{396} = 1 \text{ mA}$$
$$I_c = (VCCS - V_{ce}) / R_{393} = 0.48 \text{ mA}$$
$$\beta \cdot I_b = 30 \text{ mA} > I_c$$

VCCSA_VID_SIO Table	
Low	0.925V
High	0.85V


4.5A FOR CPU  
7.5A FOR 2DIMM  
1A FOR DDR VTT

DDR_OV	1.35V	1.5V	1.65V	1.8V
DDR_OV1	Low	High	Low	High
DDR_OV2	Low	Low	High	High

[illegible]

Size Custom	Document Description <b>DDR Power - UP1504 1-Phase</b>	Rev 30
Date: Tuesday, April 03, 2012		Sheet 30 of 38

PCH Power:1.05V




MICRO-STAR INT'L CO.,LTD


MS-7788

Size	Document Description	Rev
Custom	PCH Power - OP+MOS	30
Date:	Tuesday, April 03, 2012	Sheet 31 of 38

## ATX POWER CONNECTOR




## FRONT PANNEL






MS-7788-30			
OPT	Configure	BOM	Function
			MS-7788 30 H61M-E33(G3) H61 B3+2*DDRIII+1*PCI-Ex16,1*PCI-Ex1+D- sub/HDMI+ 4*SATAII+10*USB2+H/D 8Ch Audio+Gb LAN,Lan,All Solid Cap,EuP,RoHS


PCH XDP PWRGD/RESET




Simulation



Mounting Holes







Optical Fiducial Marks-120



PK0-0778830-G37, 研成,17, 寶安恩斯邁威 (MSIS), 4,Coffee  
PK0-0778830-E46, 威華,17, 寶安恩斯邁威 (MSIS), 4,Coffee  
PK0-0778830-E55, 依頓,16, 寶安恩斯邁威 (MSIS), 4,Coffee

# EMI



<https://vinafix.com>