


AMD AM4



01	Cover Sheet	36	LAN - I211AT	66	MCU - LED Control
02	Block Diagram	37	Audio ALC1220P-VB	67	LED - Power / JPIPE
03	FM4 DDR4 I / F	38	Audio DePop	68	LED - JLED1 / 2 / 3 / 4
04	AM4 PCIE / SATAE	39	USB Power - UP7501	69	LED - Mystic Light - 1
05	AM4 Display / Audio	40	Front USB2.0 Header	70	LED - Mystic Light - 2
06	AM4 SVI / ACPI / GPIO	41	Front USB3.0 Header	71	BOM Option
07	AM4 LPC / SPI / USB / CLK / STRAP	42	Rear USB3.0 + PS2	72	Manual Parts
08-09	AM4 Power / VDDIO_AUDIO Power / GND	43	Rear USB3.0	73	PG MAP
10	RTC / CMOS	44	Rear USB3.1 Type A / redrive	74	GPIO MAP
11-14	DDR4 - POWER / GND	45	Rear USB3.1 Type A / mux	75	Power Sequence
15	Promontory - PCIE / SATA / SATAE	46	DP	76	Power Delivery
16	Promontory - USB / OC	47	HDMI	77	History
17	Promontory - CLK / ACPI / GPIO	48	CPU power UP9505 10+2		
18-19	Promontory - Power / GND	49	CPU power Phase 1-4		
20	PCI_E2 (X16)	50	CPU power Phase 5-10		
21	PCI_E4 (X8)	51	CPU power NB 1-2		
22	PCIE Switch X16 / X8	52	CPU power NB_S5		
23	PCI_E1_E3_E5 (X1)	53	CPU power 1.8_S0 / S5		
24	PCI_E6 (X4)	54	CPU power VDDP - TPS56C215		
25	PCIE Switch X4 / M2_2	55	VRM PWRGD		
26	M.2_1	56	DDR Power - RT8125E		
27	M.2_2	57	DDR Power - VPP25 / VTT		
28	M.2_3 (WIFI+BT)	58	PROM - SY8288RAC / 1.05V		
29	SIO NCT6797D-M	59	PROM - GS7133 / 2.5V		
30	SIO HW Monitor / NCT7718W	60	OV Control - NCT3933		
31	FAN TYPE-J CPUFAN1	61	OV 12VIN - RT9553B		
32	FAN TYPE-J PUMPFAN1	62	ACPI - 3VSB / 5VDIMM		
33	FAN TYPE-K SYSFAN1/2	63	ATX Power - FrpntPanel / EMI		
34	FAN TYPE-K SYSFAN3/4	64	LED - EZDEBUG / AMP		
35	FAN GPIO NCT5605	65	LED - DIMM / PCIE SLOT		



SATA 0 supported M.2
Not supported PCIE on TYPE 0

	PCIE	SATA
TYPE 0	2	2
TYPE 2/3	2 or 4	2 or 0


Only supported on TYPE 2




Vinafix.com

Only supported on TYPE 2


Within 1500 mils from APU
Within 1500 mils from APU
Within 1000 mils from APU
Within 1000 mils from APU



Strapping Options




	LPCCLK1	SPI_CLK	LPCCLK0
PULL HIGH	Configured for Internal clock generator (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	LPC device Boot Fail Timer Enabled
PULL LOW	Configured for External clock generator ?????	Use 100Mhz PCIe clock as reference clock and generate internal clocks only	LPC device Boot Fail Timer Disabled (Default)



	AGPIO3	SIO_LFRAME	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	SPI ROM (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	LPC ROM	short reset mode


SPI ROM (1.8V)



	RTCCCLK
PULL HIGH	RTC Coin Battery is on board (Default)
PULL LOW	RTC Coin Battery is not on board



MICRO-STAR INT'L CO.,LTD		
MS-7B78		
Size	Document Description	Rev
Custom	AM4 LPC / SPI / USB / CLK / STRAP	10
Date: Tuesday, January 09, 2018		Sheet 7 of 77




GND

AM4
PART 9 OF 9

A1 A2 B1 B2

DIMMA1A



DDRIV-288P

N13-2880581-L06

(6,10,30,35,45,48,60,66)

SCLK0
SDATA0

SCLK0

SDATA0

R407

R396

0R/4

0R/4

SMB_CLK_DIMM

SMB_DATA_DIMM

SMB_CLK_DIMM

SMB_DATA_DIMM


(12)

(12)

SMBus 0	
Device	8-bit Address (hex)
DIMMA0	A0
DIMMB0	A2
DIMMB1	A6

DIMM1 (CHANNEL-A) -A0
ADDRESS = 0:0 [SA1:SA0]

DIMMA2A



DDRIV-288P



N13-2880581-L06




MICRO-STAR INT'L CO.,LTD

MS-7B78


Size	Document Description	Rev
Custom	DDR4 - DIMM CH-A	10
Date: Tuesday, January 09, 2018		Sheet 11 of 77



DDRIV-288P
N13-2880581-L06



DIMM3 (CHANNEL-B) -A2
ADDRESS = 0:1 [SA1:SA0]





DDRIV-288P
N13-2880581-L06




MICRO-STAR INT'L CO.,LTD			
MS-7B78			
Size	Document Description	Rev	
Custom	DDR4 - DIMM CH-B	10	
Date: Tuesday, January 09, 2018		Sheet	12 of 77

av1:D08-0301100-B07







DDR VREF

(place resistors close to DIMMs)



Vinafix.com










MICRO-STAR INT'L CO.,LTD

MS-7B78

Size	Document Description	Rev
Custom	DDR4 - POWER/GND-1	10
Date: Tuesday, January 06, 2016		Sheet 13 of 77

DDR VREF

(place resistors close to DIMMs)



MICRO-STAR INT'L CO.,LTD

MS-7B78

Size	Document Description	Rev
Custom	DDR4 - POWER/GND-2	10
Date:	Tuesday, January 06, 2016	Sheet 14 of 77





WIFI+BT

LAN

PCI_E2

PCI_E4

PCI_E5_M2_2



OB1-7B78001-A08




PCIE

SATA

SATA Express

DEVSLP LED

PROMONTORY



PROMONTORY

Not supported GPP2/3 on B450

Not supported GPP0~3 on A320


Not supported SATA2/3 on B450/A320

Not supported SATAE2/3 on B450/A320


Vinafix.com

SATA Connector


SATA1




SATA2




SATA5_6



SATA3_4



SATA7_8



MICRO-STAR INT'L CO.,LTD

MS-7B78


Size	Document Description	Rev
Custom	Promontory - PCIE/SATA/SATAE	10
Date: Tuesday, January 09, 2018	Sheet 15 of 77	



Appendix C Port Mapping for Different Bus Models

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0-3	SATAE port0-3	GPP lane0-7	CLK0-7
PROM2	SATA port0-1	SATAE port0-1	GPP lane0-1 GPP lane4-7	CLK0-1 CLK4-7
PROM1	SATA port0-1	SATAE port0-1	GPP lane4-7	CLK4-7

GPP Clock	CLKREQ#
GPP_CLKP[N][0]	GPP_CLKREQ0N
GPP_CLKP[N][1]	GPP_CLKREQ1N
GPP_CLKP[N][2]	GPP_CLKREQ2N
GPP_CLKP[N][3]	GPP_CLKREQ3N
GPP_CLKP[N][4]	GPP_CLKREQ4N
GPP_CLKP[N][5]	GPP_CLKREQ5N
GPP_CLKP[N][6]	GPP_CLKREQ6N
GPP_CLKP[N][7]	GPP_CLKREQ7N



Not supported GPP0~3 on PROM1
Not supported GPP2/3 on PROM2




Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~3	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

CLK2.3-不能用

CLK1.3-不能用



SPI_SDO/SPI_SCK:
GPP_Group0
00:Reserved
01:By1X4
10:By2X1+By1X2
11:By4X1

UART_TX/SPI_SDI:
GPP_Group1
00:Reserved
01:By1X4
10:By2X1+By1X2
11:By4X1

	MBID3	MBID2	MBID1
Z470	0	0	0


BOM OPTION



MICRO-STAR INT'L CO.,LTD

MS-7B78

Size	Document Description	Rev
Custom	Promontory - CLK/ACPI/GPIO	10
Date: Tuesday, January 09, 2018	Sheet 17 of 77	



Vinafix.com



MICRO-STAR INT'L CO.,LTD			
MS-7B78			
Size	Document Description	Rev	
Custom	Promontory - Power	10	
Date:	Tuesday, January 09, 2018	Sheet	18 of 77

GND

PROMONTORY

PROMONTORY
OB1-7B78001-A08




MICRO-STAR INT'L CO.,LTD

MS-7B78




Size Custom	Document Description Promontory - GND	Rev 10
Date: Tuesday, January 08, 2018		Sheet 19 of 77

PCI EXPRESS x16 Slot

PCI_E1



SMB_SEL GPIO Default High



PCI Express x16 Slot

+12V	- 5.5 A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA




MICRO-STAR INT'L CO.,LTD

MS-7B78

Size	Document Description	Rev
Custom	PCI_E2 (X16)	10
Date: Tuesday, January 06, 2016	Sheet 20 of 77	


PCI EXPRESS x8 SLOT

PCI_E3




Vinafix.com







PCI Express x8 Slot		
+12V	-	A
+VCC3	-	3A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA

			MICRO-STAR INT'L CO.,LTD		
			MS-7B78		
Size	Custom	Document Description	PCL E4 (X8)		
Date:	Tuesday, January 09, 2018	Sheet	21	of	77

PCI EXPRESS Switch
For PCIE1 & PCIE3





	HW_BIOS_MODE	X8_M_EN#
Auto	1	1
Manual x16	0	1
Manual x8, x8	0	0




PCI EXPRESS X1 SLOT

12V - 0.5A
VCC3 - 3A
3VSBV - 375mA




Vinafix.com

PCI Express x1 Slot *3	
+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1125mA
+3V3_S5 (no wake)	- 60mA

	MICRO-STAR INT'L CO.,LTD		
	MS-7B78		
Size	Document Description	Rev	
Custom	PCI_E1_E3_E5(XI)	10	
Date:	Tuesday, January 09, 2018	Sheet	23 of 77

PCI EXPRESS X4 SLOT

PCI_E6



PCI Express x4 Slot *1	
+12V	- 2.1A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA

MICRO-STAR INT'L CO.,LTD			
MS-7B78			
Size	Document Description	Rev	
Custom	PCI_E6 (X4)	10	
Date: Tuesday, January 09, 2018	Sheet	24	of 77

The four diagrams illustrate the pin configurations for the M.2 2 and SATA1 Switch, showing connections for PE6, M.2, and SATA modes. Each diagram includes power pins (VCC3, GND), data pins (TXP, TXN, RXN, RXN), and control pins (SEL, DET).

Diagram 1 (Top Left): (Default for PE6). Shows connections for M.2 PE6 DET (1:PCIE, 0:M.2) and M.2_2_TXP0, M.2_2_TXN0, M.2_2_RXN0, M.2_2_TXP1, M.2_2_TXN1, M.2_2_RXN1, M.2_2_TXP2, M.2_2_TXN2, M.2_2_RXN2, M.2_2_TXP3, M.2_2_TXN3, M.2_2_RXN3, M.2_2_TXP4, M.2_2_TXN4, M.2_2_RXN4, M.2_2_TXP5, M.2_2_TXN5, M.2_2_RXN5, M.2_2_TXP6, M.2_2_TXN6, M.2_2_RXN6, M.2_2_TXP7, M.2_2_TXN7, M.2_2_RXN7, M.2_2_TXP8, M.2_2_TXN8, M.2_2_RXN8, M.2_2_TXP9, M.2_2_TXN9, M.2_2_RXN9, M.2_2_TXP10, M.2_2_TXN10, M.2_2_RXN10, M.2_2_TXP11, M.2_2_TXN11, M.2_2_RXN11, M.2_2_TXP12, M.2_2_TXN12, M.2_2_RXN12, M.2_2_TXP13, M.2_2_TXN13, M.2_2_RXN13, M.2_2_TXP14, M.2_2_TXN14, M.2_2_RXN14, M.2_2_TXP15, M.2_2_TXN15, M.2_2_RXN15, M.2_2_TXP16, M.2_2_TXN16, M.2_2_RXN16, M.2_2_TXP17, M.2_2_TXN17, M.2_2_RXN17, M.2_2_TXP18, M.2_2_TXN18, M.2_2_RXN18, M.2_2_TXP19, M.2_2_TXN19, M.2_2_RXN19, M.2_2_TXP20, M.2_2_TXN20, M.2_2_RXN20, M.2_2_TXP21, M.2_2_TXN21, M.2_2_RXN21, M.2_2_TXP22, M.2_2_TXN22, M.2_2_RXN22, M.2_2_TXP23, M.2_2_TXN23, M.2_2_RXN23, M.2_2_TXP24, M.2_2_TXN24, M.2_2_RXN24, M.2_2_TXP25, M.2_2_TXN25, M.2_2_RXN25, M.2_2_TXP26, M.2_2_TXN26, M.2_2_RXN26, M.2_2_TXP27, M.2_2_TXN27, M.2_2_RXN27, M.2_2_TXP28, M.2_2_TXN28, M.2_2_RXN28, M.2_2_TXP29, M.2_2_TXN29, M.2_2_RXN29, M.2_2_TXP30, M.2_2_TXN30, M.2_2_RXN30, M.2_2_TXP31, M.2_2_TXN31, M.2_2_RXN31, M.2_2_TXP32, M.2_2_TXN32, M.2_2_RXN32, M.2_2_TXP33, M.2_2_TXN33, M.2_2_RXN33, M.2_2_TXP34, M.2_2_TXN34, M.2_2_RXN34, M.2_2_TXP35, M.2_2_TXN35, M.2_2_RXN35, M.2_2_TXP36, M.2_2_TXN36, M.2_2_RXN36, M.2_2_TXP37, M.2_2_TXN37, M.2_2_RXN37, M.2_2_TXP38, M.2_2_TXN38, M.2_2_RXN38, M.2_2_TXP39, M.2_2_TXN39, M.2_2_RXN39, M.2_2_TXP40, M.2_2_TXN40, M.2_2_RXN40, M.2_2_TXP41, M.2_2_TXN41, M.2_2_RXN41, M.2_2_TXP42, M.2_2_TXN42, M.2_2_RXN42, M.2_2_TXP43, M.2_2_TXN43, M.2_2_RXN43, M.2_2_TXP44, M.2_2_TXN44, M.2_2_RXN44, M.2_2_TXP45, M.2_2_TXN45, M.2_2_RXN45, M.2_2_TXP46, M.2_2_TXN46, M.2_2_RXN46, M.2_2_TXP47, M.2_2_TXN47, M.2_2_RXN47, M.2_2_TXP48, M.2_2_TXN48, M.2_2_RXN48, M.2_2_TXP49, M.2_2_TXN49, M.2_2_RXN49, M.2_2_TXP50, M.2_2_TXN50, M.2_2_RXN50, M.2_2_TXP51, M.2_2_TXN51, M.2_2_RXN51, M.2_2_TXP52, M.2_2_TXN52, M.2_2_RXN52, M.2_2_TXP53, M.2_2_TXN53, M.2_2_RXN53, M.2_2_TXP54, M.2_2_TXN54, M.2_2_RXN54, M.2_2_TXP55, M.2_2_TXN55, M.2_2_RXN55, M.2_2_TXP56, M.2_2_TXN56, M.2_2_RXN56, M.2_2_TXP57, M.2_2_TXN57, M.2_2_RXN57, M.2_2_TXP58, M.2_2_TXN58, M.2_2_RXN58, M.2_2_TXP59, M.2_2_TXN59, M.2_2_RXN59, M.2_2_TXP60, M.2_2_TXN60, M.2_2_RXN60, M.2_2_TXP61, M.2_2_TXN61, M.2_2_RXN61, M.2_2_TXP62, M.2_2_TXN62, M.2_2_RXN62, M.2_2_TXP63, M.2_2_TXN63, M.2_2_RXN63, M.2_2_TXP64, M.2_2_TXN64, M.2_2_RXN64, M.2_2_TXP65, M.2_2_TXN65, M.2_2_RXN65, M.2_2_TXP66, M.2_2_TXN66, M.2_2_RXN66, M.2_2_TXP67, M.2_2_TXN67, M.2_2_RXN67, M.2_2_TXP68, M.2_2_TXN68, M.2_2_RXN68, M.2_2_TXP69, M.2_2_TXN69, M.2_2_RXN69, M.2_2_TXP70, M.2_2_TXN70, M.2_2_RXN70, M.2_2_TXP71, M.2_2_TXN71, M.2_2_RXN71, M.2_2_TXP72, M.2_2_TXN72, M.2_2_RXN72, M.2_2_TXP73, M.2_2_TXN73, M.2_2_RXN73, M.2_2_TXP74, M.2_2_TXN74, M.2_2_RXN74, M.2_2_TXP75, M.2_2_TXN75, M.2_2_RXN75, M.2_2_TXP76, M.2_2_TXN76, M.2_2_RXN76, M.2_2_TXP77, M.2_2_TXN77, M.2_2_RXN77, M.2_2_TXP78, M.2_2_TXN78, M.2_2_RXN78, M.2_2_TXP79, M.2_2_TXN79, M.2_2_RXN79, M.2_2_TXP80, M.2_2_TXN80, M.2_2_RXN80, M.2_2_TXP81, M.2_2_TXN81, M.2_2_RXN81, M.2_2_TXP82, M.2_2_TXN82, M.2_2_RXN82, M.2_2_TXP83, M.2_2_TXN83, M.2_2_RXN83, M.2_2_TXP84, M.2_2_TXN84, M.2_2_RXN84, M.2_2_TXP85, M.2_2_TXN85, M.2_2_RXN85, M.2_2_TXP86, M.2_2_TXN86, M.2_2_RXN86, M.2_2_TXP87, M.2_2_TXN87, M.2_2_RXN87, M.2_2_TXP88, M.2_2_TXN88, M.2_2_RXN88, M.2_2_TXP89, M.2_2_TXN89, M.2_2_RXN89, M.2_2_TXP90, M.2_2_TXN90, M.2_2_RXN90, M.2_2_TXP91, M.2_2_TXN91, M.2_2_RXN91, M.2_2_TXP92, M.2_2_TXN92, M.2_2_RXN92, M.2_2_TXP93, M.2_2_TXN93, M.2_2_RXN93, M.2_2_TXP94, M.2_2_TXN94, M.2_2_RXN94, M.2_2_TXP95, M.2_2_TXN95, M.2_2_RXN95, M.2_2_TXP96, M.2_2_TXN96, M.2_2_RXN96, M.2_2_TXP97, M.2_2_TXN97, M.2_2_RXN97, M.2_2_TXP98, M.2_2_TXN98, M.2_2_RXN98, M.2_2_TXP99, M.2_2_TXN99, M.2_2_RXN99, M.2_2_TXP100, M.2_2_TXN100, M.2_2_RXN100, M.2_2_TXP101, M.2_2_TXN101, M.2_2_RXN101, M.2_2_TXP102, M.2_2_TXN102, M.2_2_RXN102, M.2_2_TXP103, M.2_2_TXN103, M.2_2_RXN103, M.2_2_TXP104, M.2_2_TXN104, M.2_2_RXN104, M.2_2_TXP105, M.2_2_TXN105, M.2_2_RXN105, M.2_2_TXP106, M.2_2_TXN106, M.2_2_RXN106, M.2_2_TXP107, M.2_2_TXN107, M.2_2_RXN107, M.2_2_TXP108, M.2_2_TXN108, M.2_2_RXN108, M.2_2_TXP109, M.2_2_TXN109, M.2_2_RXN109, M.2_2_TXP110, M.2_2_TXN110, M.2_2_RXN110, M.2_2_TXP111, M.2_2_TXN111, M.2_2_RXN111, M.2_2_TXP112, M.2_2_TXN112, M.2_2_RXN112, M.2_2_TXP113, M.2_2_TXN113, M.2_2_RXN113, M.2_2_TXP114, M.2_2_TXN114, M.2_2_RXN114, M.2_2_TXP115, M.2_2_TXN115, M.2_2_RXN115, M.2_2_TXP116, M.2_2_TXN116, M.2_2_RXN116, M.2_2_TXP117, M.2_2_TXN117, M.2_2_RXN117, M.2_2_TXP118, M.2_2_TXN118, M.2_2_RXN118, M.2_2_TXP119, M.2_2_TXN119, M.2_2_RXN119, M.2_2_TXP120, M.2_2_TXN120, M.2_2_RXN120, M.2_2_TXP121, M.2_2_TXN121, M.2_2_RXN121, M.2_2_TXP122, M.2_2_TXN122, M.2_2_RXN122, M.2_2_TXP123, M.2_2_TXN123, M.2_2_RXN123, M.2_2_TXP124, M.2_2_TXN124, M.2_2_RXN124, M.2_2_TXP125, M.2_2_TXN125, M.2_2_RXN125, M.2_2_TXP126, M.2_2_TXN126, M.2_2_RXN126, M.2_2_TXP127, M.2_2_TXN127, M.2_2_RXN127, M.2_2_TXP128, M.2_2

Manufacture Control					
	AUTO Mode	PCIE X4	M.2 X4	M.2 SATA	SATA5
HW_BIOS_MODE	1	0	0	1	
M2_2_PCIE_CTRL	0	1	0	0	

Device Detect					
M2_2_CARD_DET		1 0	0	0	1 0
M2_2_DET		1 0	1	0	1

紅色數字為判抓到PCIE或SATA device時所要判斷的訊號

M.2_2_CARD_DET: 0: Have M.2, 1: No M.2


M.2_2_CTRL: 0: Have M.2, 1: No M.2

M.2_2_DET: Low SATA, NC PCIE




M.2_CARD_DET: 0: Have M.2, 1: No M.2

M.2 1 Connector





3.3V@2.5A



3.3V@2.5A








M.2_2 Connector




MICRO-STAR INT'L CO.,LTD

MS-7B78



Size	Document Description	Rev
Custom	M2_2	10
Date: Tuesday, January 09, 2018		Sheet 27 of 77






POWER ON STRAPPING PIN FOR NCT6797/6795					
PIN	6793/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TESTMODE1_EN	TESTMODE1_EN	DISABLE TESTMODE1_EN	ENABLE TESTMODE1_EN	LRESET
15	DDR4_EN	DDR4_EN	Disable	Enable	
27	ESPI_EN	ESPI_EN	LPC	ESPI	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	FANOUT_DEF_EN	DTRA#	default 50%	default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMD_DDR4_EN	AMD_DDR4_EN	DISABLE AMD DDR4 PWR	ENABLE AMD DDR4 PWR	INTERNAL RSMRST
103	6795 TESTMODE_EN 6797 GP40	6795 WDT# 6797 WDT#	6795 DISABLE TESTMODE	6795 ENABLE TESTMODE	INTERNAL RSMRST

Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO






MICRO-STAR INT'L CO.,LTD


MS-7B78

Size Custom	Document Description SIO - NCT6797D-M	Rev 10
Date: Tuesday, January 09, 2018		Sheet 29 of 77

SIO HM Voltage over 2.048V will not detect



For CPU




Close to CPU MOS

SIO



Default: ALERT# Output Comparator Mode



Layout notice:

1. Put the C1 2200pF to close the NCT7718W.
2. Add Ground Shielding For D+ and D- Traces.
3. D+/D- Route Has to be Away From the High Noise Area.
4. The Recommended Traces Width and Ground Shielding Spacing are 10mils.

PCIE_RST# R537 0B/4 PCIE_RST_BUF

$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (10K/3.16K)) \\ &= 3.33V \end{aligned}$$




MS-7B78

Size Custom	Document Description SIO - HW Monitor / NCT7718W	Rev 10
Date: Tuesday, January 09, 2018		Sheet 30 of 77

TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

- 1.PWM/DC/OCF LED
- 2.Mode GPIO BIOS can swtich PWM/DC MODE
- 3.OCF connect GPIO for BIOS Use
- 4.FM:BIOS can read FAN PWM/DC MODE
- 5.CPUFAN1_LED_OFF_BLINK Use LED On/OFF

CPUFAN1



Resever For FIX DC or PWM MODE USE By PM SPEC


GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating) Default

NCT3947S Internall pull up 1.65V

colay NCT3961

OCSET	R1	default
1.2~1.8A	100K	
2.2~2.8A	49.9K	OC SET By PM SPEC
3.2~3.8A	10K	20170428





Vinafix.com

TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

- 1.PWM/DC/OCF LED
2.Mode GPIO BIOS can swtich PWM/DC MODE
3.OCF connect GPIO for BIOS Use
4.FM:BIOS can read FAN PWM/DC MODE
5.CPUFAN1_LED_OFF_BLINK Use LED On/OFF

PUMPFAN1



Resever For FIX DC or PWM MODE USE By PM SPEC

GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI(Floating)


Default

NCT3947S Internall pull up 1.65V

colay NCT3961

OCSET	R1
1.2~1.8A	100K
2.2~2.8A	49.9K
3.2~3.8A	10K

default
OC SET By PM SPEC
20170428



MICRO-STAR INT'L CO.,LTD		
MS-7B78		
Size	Document Description	Rev
Custom	FAN TYPE-J PUMPFAN1	10
Date:	Tuesday, January 09, 2018	Sheet 32 of 77

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

C3 Close to U2 PIN5
If C3 place high thermal area, You can change X7R cap.

PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to $3.8 \times DCIN$ voltage.

From SIO
(29) SIO_SYS1_FAN >> 20170428
(35) SYS1_FAN_MODE >>

FIX MODE unstuff

GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating)

Default Internall pull up 1.65V

SYS1_FAN_PWM R377 100R/4
SYS1_FAN_PWR C376 Q22U16X/4 C381 C0.1Uf6x/4
Close to FAN Connector

CPUFAN PWR >40mil

N32-1040CF1-H06

BH1X4B_BLACK

MEC1

D34 1N4148W

R422 4.7K/4

R409 27K/4

R406 10K/4

C415 X_C0.1Uf16X/4

C822 X_C0.1Uf16X/4

>40mil

+12V

To SIO (29) SYS1_FANTAC >>

```
TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE
```

GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
Default	AUTO MODE
	GPI(Floating)

Internall pull up 1.65V

Microcontroller Model: MICRO-STAR INT'L N32-1040CF1-H06




MS-7B78

Size Custom	Document Description FAN TYPE-K SYSFANI/2	Rev 10
Date: Tuesday, January 09, 2018	Sheet 33 of 77	


```
TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE
```

C3 Close to U2 PIN5
If C3 place high thermal area, You can change X7R cap.



TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

C3 Close to U2 PIN5
If C3 place high thermal area, You can change X7R cap.









Vinafix.com



MS-7B78

Size Custom	Document Description FAN TYPE-K SYSFAN3/4	Rev 10
Date: Tuesday, January 09, 2018		Sheet 34 of 77

LAN-- I211AT



MICRO-STAR INT'L CO.,LTD

MS-7B78

Size Custom	Document Description LAN - I211AT	Rev 10
Date: Tuesday, January 09, 2018	Sheet 36 of 77	

Pin connection diagram for the C91-1011021-N07 module. The diagram shows connections for digital and analog pins.




Digital Pins:


- (5) AZ_BITCLK
- (5) AZ_SYNC
- (5) AZ_SDINO
- (5) AZ_SDOUT
- (38) EAPD
- LED-BEAT/GPIO0/DMIC-DAT12
- EAPD/GPIO1/DMIC-CLK/LED-PULSE
- DVDD
- DVDD-IO
- LD03_CAP
- GND_PAD
- CPVDD
- CPVEE
- AVDD1
- LD01_CAP
- LD02_CAP
- LD02_VRP
- VREF



Analog Pins:

- CA19
- X_10p50N4
- RA33
- X_100K4
- SPDIFO1
- SPDIF-OUT/MIC-GPI
- VDDIO_AUDIO
- LD03_CAP
- V_CPVEE
- LDOVDD
- V_LD01_CAP
- V_LD02_CAP
- V_LD02_VRP
- ECAT7
- CA8
- CA13
- VREF


Module: C91-1011021-N07
Board: B05-0112205C-R09




	MICRO-STAR INT'L CO.,LTD			
	MS-7B78			
	Size Custom	Document Description Audio ALC1220		Rev 10
	Date: Tuesday, January 09, 2018		Sheet	37 of 77




Close to Jack
ESD protect



Rear Line OUT De-POP circuit (De-pop circuit for Rear Line out & Front Headphone out)





Analog





Audio moat is transparent and width 40mil

(add de-pop circuit by PM spec or customer request,
NOTE: add de-pop circuit need to change SROUT_LA, SROUT_RA, CEN_OUTA, BASSA to TVS)




USB Power



Rear (5.1A)

Front (5.6A)








Vinafix.com



MICRO-STAR INT'L CO.,LTD		
MS-7B78		
Size	Document Description	Rev
Custom	USB Power - UP7501	10
Date:	Tuesday, January 09, 2018	Sheet 39 of 77






Front USB2.0 (JUSB1)

5V@1A









Front USB2.0 (JUSB2)

5V@1A



Front USB3 180° BOX Header(JUSB3)
5V@1.8A



MICRO-STAR INT'L CO.,LTD

MS-7B78

Size	Document Description	Rev
Custom	Front USB3.0 Header	10
Date:	Tuesday, January 09, 2018	Sheet 41 of 77

5V@1A













Figure 1: PS2 to USB interface circuit diagram. The diagram shows two USB-to-PS2 converter chips, L2 and L1, and a D13 connector. L2 (X 4P2R-0R0402) connects PS2_USB0+ and PS2_USB0- to USB1+ and USB1-. L1 (X 4P2R-0R0402) connects PS2_USB1+ and PS2_USB1- to USB2+ and USB2-. A D13 connector (ESD-AQZ8906CJ) is shown with pins 1, 2, 3, 4, 5, and 6. Pin 1 is connected to PS2_USB0-, pin 2 to PS2_USB0+, pin 3 to PS2_USB1-, and pin 4 to PS2_USB1+. Pin 5 is connected to a red wire, and pin 6 is connected to a blue wire. A ground symbol is shown at the bottom.



MS-7B78

Size Custom	Document Description Rear USB2.0 + PS2	Rev 10
Date: Tuesday, January 09, 2018		Sheet 42 of 77










Rear USB3.0 GEN1 5V@1.8A






Vinafix.com

	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0


TYPE-A PI3EQX1004 Redriver



USB Type-C MUX with Configuration Channel (CC)





VBUS OC# LEVEL SHIFT



N53-24M0040-L06

close to Type C Connector

Current Mode





MICRO-STAR INT'L CO.,LTD

MS-7B78


Size Custom	Document Description Rear USB3.1 Type C / mux	Rev 10
Date: Tuesday, January 09, 2018		Sheet 45 of 77

HDMI CONNECTOR


For HDMI 1.4




AUX Level Shifter




Connector





HPD Circuit




Connector Power




For EMI





注意:耐壓5v零件







Note:VID Override Circuit




BOOT VOLTAGE		Pre_PWROK Metal VID
SVC	SVD	
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



Switching Frequency = 300KHz




teknisi indonesia



RTx放置在VccCORE 這組switching power 最熱的地方

Vccore則是125度觸發，115度恢復



NB項MOS最高溫會在115度VRHOT拉low，並在90度恢復

VCOE: ICCMax 140A
LL:0.78mohm
OCP: 225A
SOC: ICCMax 75A
LL:1.26ohm
OCP: 90A

VCORE

EC12 1+ (2 560µF 3.30V)

EC26 1+ (2 560µF 3.30V)

EC25 1+ (2 560µF 3.30V)


EC23 1+ (2 560µF 3.30V)

EC21 1+ (2 560µF 3.30V)

EC15 1+ (2 560µF 3.30V)



EC28 1+ (2 560µF 3.30V)

C71-56106J1-N07




MS-7B78


Size Custom	Document Description CPU Power Phase 1 - 4	Rev 10
Date: Tuesday, January 09, 2018	Sheet 49 of 77	



Vinafix.com







VCCP_NB 105W TDC:50A EDC:75A



S5 MUX CTRL
HIGH: $S\overline{0}$
LOW: $S3/S5$

H: +VDDCR_FCH_ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V), VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC ≥ 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB





MICRO-STAR INT'L CO.,LTD

MS-7B78


Size Custom	Document Description CPU Power NB_S5	Rev 10
Date: Tuesday, January 09, 2018		Sheet 52 of 77

1.8V S5@0.5A



Vinafix.com

1.8V@2A



MICRO-STAR INT'L CO.,LTD

MS-7B78

Size Custom	Document Description CPU Power 1.8_S0 / S5	Rev 10
Date: Tuesday, January 09, 2018	Sheet 53 of 77	

CPU_VDDP_S0


Input Current= (8.5A*1.05V)/12V/0.8=2.23A

1.05V/0.9V@S0:8.5A



S0:8.5A
S5:1A

OCP=14A

Iin=11.1A*1.05V/0.8/12V=1.21A
L02-3008043-M26
Over 85°C ,Rated Current
1.5A.



OCP= A
1.05V, 8.5A





CPU_VDDP_S5

(VDDCR_SOC_S5)

1.05V/0.9V
S5:1A

Input Current=0.04A

default:0.775V,0.2A




MICRO-STAR INT'L CO.,LTD

MS-7B78


Size	Document Description	Rev
Custom	CPU Power VDDP - TPSS6C215	10
Date:	Tuesday, January 08, 2018	Sheet 54 of 77

ALL POWER GOOD MUX

S0 PG



VRM_Enable circuit



tekniisi indonesia

TYPE0_CPU_SEL: 1:TYPE 0 0:TYPE 2

CPU_VDDP_EN: 0:TYPE 2 1:TYPE 0

(6,7,54) TYPE0_CPU_SEL >> G2


VDDP_SEL1 >> D2

(5,6,43,52,54) TYPE1_CPU_SEL >> G1

TYPE1_CPU_SEL: 0:TYPE 0 1:TYPE 2

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0

S5 PG



DDR4_1.2V@26.2A

15.5A FOR CPU

9.5A FOR 4DIMM

1.2A FOR DDR VTT


Rocpset:4.32K

OCP=Rocpset*Rdson (Low side) /10uA

=8.2K*10uA/4mohm

=20.5A

(6,54,55,62) APU_AMMR1 >> D18 S-LRB520S-40T1G DDR_EN
(29) SIO_VDDQ_EN >> R198 0R/4 DDR_EN 3.12V
EN: VIH2.4V
EN pin Maximum: 5.5V, RECOMMENDED: 3.6V




MICRO-STAR INT'L CO.,LTD


MS-7B78

Size	Document Description	Rev
Custom	DDR Power - 8125E	10
Date:	Tuesday, January 09, 2018	Sheet 56 of 77

2.5V@2.24A



To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




MS-7B78


Size Custom	Document Description DDR VPP25 / VTT	Rev 10
Date: Tuesday, January 09, 2018		Sheet 57 of 77

FOR Promontory 1.05V_S0

1.05V
S0: 5.5A
S5: 0.05A



OCP=12A
1.05V@5.5A



SY8288_OCP	OCP
0	8A
floating	12A
1	16A

R1

R2


$$V_{out} = V_{ref} * (1 + (R1/R2))$$

$$= 0.6 * (1 + (1K/1.33K))$$

$$= 1.051V$$

FOR Promontory 1.05V_S5

1.05V@0.05A



$$V_{out} = V_{ref} * (1 + (R1/R2))$$



$$= 0.8 * (1 + (1K/3.16K))$$

$$= 1.05V$$

MICRO-STAR INT'L CO.,LTD		
MS-7B78		
Size	Document Description	Rev
Custom	PROM - SY8288RAC / 1.05V	10
Date:	Tuesday, January 09, 2018	Sheet 58 of 77

Promontory-2.5V

2.5V@900mA




MICRO-STAR INT'L CO.,LTD

MS-7B78



Size Custom	Document Description PROM - GS7133 / 2.5V	Rev 10
Date: Tuesday, January 09, 2018	Sheet 59 of 77	

Over Voltage Control IC



UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%





Vinafix.com

UPI VOLTAGE CONSOLE




ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



CPU POWER CONNECTOR



VB	VCCP
<p>D=Vout/Vin</p> <p>Vin = $\frac{12}{1}$ → input voltage</p> <p>Vout = $\frac{1.4}{1}$ → output Vccore</p> <p>D = $\frac{0.116667}{1}$</p>	<p>D=Vout/Vin</p> <p>Vin = $\frac{12}{1}$ → input voltage</p> <p>Vout = $\frac{1.4}{1}$ → output Vccore</p> <p>D = $\frac{0.116667}{1}$</p>
<p>I = Icoremax*0.8</p> <p>I coremax = $\frac{75}{1}$ → Vcore current</p> <p>I avg. = $\frac{75}{1}$ A</p>	<p>I = Icoremax*0.8</p> <p>I coremax = $\frac{125}{1}$ → Vcore current</p> <p>I avg. = $\frac{125}{1}$ A</p>
<p>I ripple=(Ic*√D*/(1-D)) / Phase</p> <p>Phase = $\frac{2}{1}$ phase</p> <p>I ripple = $\frac{12.03835}{1}$ A</p>	<p>I ripple=(Ic*√D*/(1-D)) / Phase</p> <p>Phase = $\frac{4}{1}$ phase</p> <p>I ripple = $\frac{10.03196}{1}$ A</p>
<p>How many pcs. Of Cap.</p> <p>I ripple/Cap. = $\frac{5000}{1}$ mA</p> <p>COFTRIP = $\frac{1}{1}$</p> <p>Input Cap. = $\frac{9}{1}$ pcs.</p>	<p>How many pcs. Of Cap.</p> <p>I ripple/Cap. = $\frac{5000}{1}$ mA</p> <p>COFTRIP = $\frac{1}{1}$</p> <p>Input Cap. = $\frac{3}{1}$ pcs.</p>




MICRO-STAR INT'L CO.,LTD

MS-7B78

Size Custom	Document Description OCF 12VIN - RT9533B	Rev 10
Date: Tuesday, January 09, 2018		Sheet 61 of 77

5VDIMM FOR DDR



3VSB cost down

3.3V@2.63A

1.05V@0.05A

VDDBT_RTC_G@4.5uA


FCH@0.07A

CPU@0.25A

PCI @0.75A

PCIE*4 @1.5A


USB TYPE-C @0.9mA




VFB=3.224V for S0->S3 3VSB voltage raise & ATX 5VSB drop.

$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (30.9K/10.2K)) \\ &= 3.22V \end{aligned}$$


5VDUAL For 3VSB、CPU 1.8V、VDDP




```
| For power 700W solution (only for uP7501+uP7506 for 3VSB solution)|
| The power supply VCC3 delay 12ms after VCC5 assert.             |
| The chip U7501 5VSDRV1 work when the VCC5 ready                |
| (When VCC5 up to 4.2V and the 5VSDRV1 delay 6ms assert), but   |
| VCC3 not ready and let the 3VSB sequence fail.                  |
```




Vinafix.com




	MICRO-STAR INT'L CO.,LTD		
	MS-7B78		
	Size Custom	Document Description ACPI - SVDIMM / 3VSB	Rev 10
	Date: Tuesday, January 09, 2018	Sheet 62 of 77	


ATX POWER CONNECTOR




TPM



LED (for NCT6793D)




FRONT PANNEL




Voltage Mearsure Point

- VCORE -> TP_CPU_CORE
- VCCP_NB -> TP_CPU_NB
- CPU_VDDP -> TP_CPU_VDDP
- VCC_DDR -> TP_VCC_DDR
- VTT_DDR -> TP_VTT_DDR
- VPP25 -> TP_VPP25
- CPU_1P8 -> TP_CPU_1P8
- CPU_1P8_S5 -> TP_CPU_1P8_S5
- PM_1P05 -> TP_PM_1P05
- PM_1P05_S5 -> TP_PM_1P05_S5
- PM_2P5V -> TP_PM_2P5V
- VCCP_NB_S5 -> TP_VCCP_NB_S5
- CPU_VDDP_S5 -> TP_CPU_VDDP_S5
- CPU_V_1P5V -> TP_CPU_V_1P5V

Add for EMI




return path



MICRO-STAR INT'L CO.,LTD		
MS-7B78		
Size	Document Description	Rev
Custom	ATX power - FrontPanel / EMI	10
Date:	Tuesday, January 09, 2018	Sheet 63 of 77


EZ Debug LED





LED亮燈時同時將CPU LED關掉


LED GPIO	GPIO97	GPIO98	GPIO99	GPIO100
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

AMD AMP Detect LED





	x16	x8	x4
PCIE1	Red	X	X
PCIE1	X	White	X
PCIE4	X	White	X
PCIE6	X	X	White




MICRO-STAR INT'L CO.,LTD


MS-7B78

Size Custom	Document Description LED - DIMM / PCIE SLOT	Rev 10
Date: Tuesday, January 09, 2018		Sheet 65 of 77


C345 & C359 near VDD Pin.




EXTERNAL POWER INPUT



External Power




JT1 for FW update



LED Demo Button

1 PCH HEATSINK LED
PCS LED*0.16W=W

2 AUDIO/IO Cover LED
PCS LED*0.16W=W



3 MOS HEATSINK LED
PCS LED*0.16W=W

JPIPE_LED3 no SPEC




JPIPE:PIN1:output ,PIN2:input




MICRO-STAR INT'L CO.,LTD

MS-7B78




Size	Document Description	Rev
Custom	LED - Power / JPIPE	10
Date:	Tuesday, January 06, 2016	Sheet 67 of 77

JRGB1JRAINBOW1JRGB2





JCORSAIR1




Right Track LED *8



PCH LED *4



CPU Socket



E95-000021-C22

PCB



PCB




PD0-07B4520-G37

PD0-07B4520-E48

Simulation




Optics Orientation Holes



MANUAL PART

UEFI1
G51-M1SPXXA-A09
G51-M1SPXXA-A09

HDMI_LA1
Label
HDMI
HDMI LABEL
Y01-RHDMI03-000



AVL:
D06-0100161-F52
D06-0100101-K26



CFOS
Y02-MU00170-CFO
Y02-MU00170-CFO

NAHIMIC
Y02-MU00100-NAH
Y02-MU00100-NAH

SLI
Y01-RNVIDIL-000
Y01-RNVIDIL-000

SSE1
WIFI
604-4442-020


XSPILT
X_Y02-MA00401-XSP
Y02-MA00401-XSP

SSE
X_Y02-MA00101-SSE
Y02-MA00101-SSE

MOS HEATSINK

PCH HEATSINK


Audio COVER



PCH Heatsink



DDR COVER



0901 Modify DDR_COVER1 PIN X1.X2.X3.X4.X5 Connect to GND

IO COVER+MOSA

mos heatsink

MICRO-STAR INT'L CO.,LTD			
MS-7B78			
Size	Document Description	Rev	
Custom	Manual Parts	10	
Date:	Tuesday, January 09, 2018	Sheet	72 of 77