

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J41 MLB SCHEMATIC 6.6.0

DVT

4/09/13



Page	Contents	Sync
1	1 Table of Contents	MASTER
2	2 BOM Configuration	J43_MLB 01/17/2013
3	3 BOM Variants	MASTER
4	4 PD Parts	MASTER
5	5 CPU GFX/NCTF/RSVD	WILL_J43 09/13/2012
6	6 CPU Misc/JTAG/CFG/RSVD	WILL_J43 09/13/2012
7	7 CPU DDR3/LPDDR3 Interfaces	WILL_J43 09/13/2012
8	8 CPU/PCH POWER	J43_MLB 10/02/2012
9	9 CPU/PCH GROUNDS	J43_MLB 10/02/2012
10	10 CPU Decoupling	LABEL_J41 01/11/2013
11	12 PCH Decoupling	WILL_J43 09/13/2012
12	13 PCH Audio/JTAG/SATA/CLK	WILL_J43 12/17/2012
13	14 PCH PM/PCI/GFX	J43_MLB 02/20/2013
14	15 PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43 09/13/2012
15	16 PCH GPIO/MISC/LPIO	WILL_J43 01/14/2013
16	18 CPU/PCH Merged XDP	WILL_J43 12/17/2012
17	19 Chipset Support	J43_MLB1 01/09/2013
18	20 Project Chipset Support	J43_MLB 01/17/2013
19	22 DDR3 VREF MARGINING	WILL_J43 02/04/2013
20	23 LPDDR3 DRAM Channel A (0-31)	MASTER
21	24 LPDDR3 DRAM Channel A (32-63)	MASTER
22	25 LPDDR3 DRAM Channel B (0-31)	MASTER
23	26 LPDDR3 DRAM Channel B (32-63)	MASTER
24	27 LPDDR3 DRAM Termination	J43_MLB 09/21/2012
25	28 Thunderbolt Host (1 of 2)	WILL_J43 01/29/2013
26	29 Thunderbolt Host (2 of 2)	J15_MLB 07/16/2012
27	30 TBT Power Support	WILL_J43 12/17/2012
28	32 Thunderbolt Connector A	J43_MLB 09/04/2012
29	35 Wireless Connector	J43_MLB 10/02/2012
30	37 SSD Connector	J43_MLB 02/20/2013
31	39 Camera 1 of 2	J43_MLB1 01/09/2013
32	40 Camera 2 of 2	J43_MLB 09/14/2012
33	46 External A USB3 Connector	J43_MLB 02/20/2013
34	48 IPD Connector	J43_MLB 01/17/2013
35	50 SMC	WILL_J43 12/17/2012

Page	Contents	Sync
36	51 SMC Shared Support	WILL_J43 12/17/2012
37	52 SMC Project Support	J43_MLB 02/20/2013
38	53 SMBus Connections	J43_MLB 09/28/2012
39	54 High Side Current Sensing	SID_J41 02/26/2013
40	55 Voltage & Load Side Current Sensing	SID_J41 02/26/2013
41	56 Debug Sensors 1	SID_J41 02/20/2013
42	58 Thermal Sensors	J43_MLB 09/13/2012
43	60 Fan	J43_MLB 12/13/2010
44	61 LPC+SPI Debug Connector	K21_MLB 09/04/2012
45	64 Audio: Speaker Amp	J43_MLB
46	69 Battery Connector & Hall Effect	MASTER
47	70 DC-In & G3H Supply	J43_MLB 09/13/2012
48	71 PBus Supply & Battery Charger	J43_MLB 09/14/2012
49	72 CPU VR12.6 VCC Regulator IC	J43_MLB 10/09/2012
50	73 CPU VR12.5 VCC Power Stage	J43_MLB 09/21/2012
51	74 LPDDR3 Supply	J43_MLB 09/17/2012
52	75 5V S4RS3 / 3.3V S5 Power Supply	J43_MLB 10/02/2012
53	76 1.05V S0 Power Supply	J43_MLB 09/10/2012
54	77 LCD/KBD Backlight Driver	J43_MLB 09/13/2012
55	78 Misc Power Supplies	J43_MLB 10/04/2012
56	80 Power FETs	J43_MLB 09/16/2012
57	81 Power Control	J43_MLB 09/11/2012
58	83 Internal DisplayPort Connector	J43_MLB 11/13/2012
59	95 LIO Connector	CLEAN_J41 12/17/2012
60	100 Power Aliases	WILL_J43
61	102 Signal Aliases	MASTER
62	104 Func Test / No Test	WILL_J43 12/17/2012
63	105 Project FCT/NC/Aliases	MASTER
64	110 PCB Rule Definitions	J43_MLB 10/24/2012
65	111 CPU Constraints	J43_MLB 09/21/2012
66	112 PCH Constraints 1	CLEAN_J41 11/13/2012
67	113 PCH Constraints 2	J43_MLB 09/14/2012
68	114 Memory Constraints	CHINMAY_J41 09/07/2012
69	115 Thunderbolt Constraints	CHINMAY_J41 09/07/2012
70	116 Camera Constraints	CHINMAY_J41 09/07/2012
71	117 SMC Constraints	CHINMAY_J41 09/13/2012
72	118 Project Specific Constraints	J43_MLB 09/13/2012
73	120 Reference	MASTER

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9795	1	SCHEM,MLB,J41	SCH	CRITICAL	
820-3435	1	PCBF,MLB,J41	PCB	CRITICAL	

DRAWING
 TITLE-J41_MLB
 REV-A
 DATE-4/09/2013
 AUTOMATICALLY GENERATED

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		<E4LABEL>	
		NOTICE OF PROPRIETARY PROPERTY:	
		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
		II NOT TO REPRODUCE OR COPY IT	
		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
		IV ALL RIGHTS RESERVED	
REVISION	<BRANCH>		
	<BRANCH>		
PAGE	1 OF 120		
SHEET	1 OF 73		

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE,COMMON,MLB_MISC,MLB_DEBUG:ENG,MLB_PROGPARTS
MLB_MISC	PPSV5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLKRQ:ISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS
MLB_DEVEL:ENG	ALTERNATE,BKLT:ENG,XDP_CONN,DDRVREF_DAC,S0PGOOD_ISL,DBGLED,ISNS:ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	DEVEL_BOM,XDP,LPCPLUS
MLB_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,XDP,LPCPLUS,ISNS:PROD
MLB_DEBUG:PROD	BKLT:PROD,LPCPLUS,XDP,ISNS:PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	CPU_HS_ISNS:YES,CPUVR_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:YES,AIRPORT_ISNS:YES,SSD_ISNS:YES,LCDBLKT_ISNS:YES,P3V35S_ISNS:YES,3V300_ISNS:YES,OTHER_HS_ISNS:YES,CAM_ISNS:YES,CPUDDR_ISNS:YES,PANEL_ISNS:YES
ISNS:PROD	CPU_HS_ISNS:YES,CPUVR_ISNS:YES,DRAM_ISNS:YES,P1V05_ISNS:NO,AIRPORT_ISNS:NO,SSD_ISNS:YES,LCDBLKT_ISNS:NO,P3V35S_ISNS:NO,3V300_ISNS:NO,OTHER_HS_ISNS:NO,CAM_ISNS:NO,CPUDDR_ISNS:NO,PANEL_ISNS:NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EPPROM,256KBIT,SP1,5MHZ,1.8V,2X3QFN	U2890	CRITICAL	TBTROM:BLANK
341S3802	1	IC,EPPROM,C/R (V23.4) EVT,J41/J41	U2890	CRITICAL	TBTROM:PROG
338S1159	1	IC,SMC12-A3,40MHZ/50DMIPS MCU,9X9,157BGA	U5000	CRITICAL	SMC:BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X6X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X6X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S3809	1	IC,EFI ROM (V0071) DVT,J41/J43	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW,SR16M,PRQ,C0,1.3,15W,2+3,1.0,3M,BGA	U0500	CRITICAL	CPU:1.3GHZ
337S4526	1	HSW,SR16L,PRQ,C0,1.4,15W,2+3,1.1,3M,BGA	U0500	CRITICAL	CPU:1.4GHZ
337S4528	1	HSW,SR16H,PRQ,C0,1.7,15W,2+3,1.1,4M,BGA	U0500	CRITICAL	CPU:1.7GHZ
338S1113	1	IC,TBT,CR-4C,B1,PRQ,C10,288,12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY,SUBASSY,PCBA,HALL EFFECT,K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL,TEXT,MLB,K21/K78	LABEL		
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN
376S1173	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1174	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0676	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0680	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0678	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0666	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0679	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NXP alt for Diodes dual
376S1089	376S1128		ALL	NXP alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cynite
372S0186	372S0185		ALL	NXP alt to Diodes
197S0479	197S0478		ALL	200uW Epson alt to NDK
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cynite alt to NEC
197S0480	197S0343		ALL	NDK crystal alt to TMC
197S0481	197S0343		ALL	Epson crystal alt to TMC
107S0254	107S0241		ALL	Cynite sense R alt to TFT
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NDK alt to TMC
197S0545	197S0544		ALL	Epson alt to TMC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Sensense alt to Vishay
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cynite alt to TFT
107S0250	107S0248		ALL	Cynite alt to TFT

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1




DIE REV	CFG 3

<tbl_r cells="2" ix="3" maxc

PD Module Parts


806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	

CPU Heat Sink Mounting Bosses




EMI I/O Pogo Pins


DisplayPort Pogo






USB/SD Card Pogo





Can Slots




SYNC MASTER=MASTER	SYNC DATE=MASTER
PAGE TITLE	
PD Parts	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUC OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	<BRANCH>
PAGE	4 OF 120
SHEET	4 OF 73






CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



These can be placed close to J1800 and are only for debug access




Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).



SYNC MASTER=WILL J43		SYNC DATE=09/13/2012
PAGE TITLE		
CPU Misc/JTAG/CFG/RSVD		
	DRAWING NUMBER <SCH_NUM>	SIZE D
	REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH <BRANCH>		PAGE 6 OF 120
SHEET 6 OF 73		



HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
Note [1] current numbers from clarification email, from Srinivasa, dated 9/10/2012 2:11pm.



D

100

C


1

B

100


A

12




All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise


CPU VCC Decoupling




CPU VDDQ DECOUPLING



SYNC MASTER=LABEL J41	SYNC DATE=01/11/2013
PAGE TITLE	
CPU Decoupling	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 10 OF 120
SHEET 10 OF 73	





D

1

C


1

B




100





A

13




SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0





BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H



GPIO12:
CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS
RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC

PLT RESET L

R1621¹
100K
5%
1/20W
MF
201 2

27 18 GND

PP3V3_S0


R1641 1K 1 1/20W MF 201

NO STUFF

5 1/20W MF 201


29 15 GND

62 15 GND




System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal




PCH Reset Button




Memory VTT Enable Level-Shifter




PCH 24MHz Crystal




PCH 24MHz Outputs




PCH PWROK Generation




PCH ME Disable Strap




VCCST (1.05V S0) PWRGD




SYNC MASTER: J43_MLB1	SYNC DATE: 01/09/2013
PAGE TITLE	
Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUC OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	



LPDDR3 CHANNEL A (0-31)



LPDDR3 CHANNEL A (32-63)




PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.


SYNC_MASTER=MASTER	SYNC_DATE=MASTER
PAGE TITLE	SIZE
LPDDR3 DRAM Channel A (32-63)	<SCH_NUM> D
Apple Inc.	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	BRANCH <BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	PAGE 24 OF 120
THE POSSESSOR AGREES TO THE FOLLOWING:	SHEET 21 OF 73
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

LPDDR3 CHANNEL B (0-31)



SYNC_MASTER=MASTER	SYNC_DATE=MASTER
PAGE_TITLE	
LPDDR3 DRAM Channel B (0-31)	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	25 OF 120
SHEET	22 OF 73

LPDDR3 CHANNEL B (32-63)



SYNC_MASTER=MASTER	SYNC_DATE=MASTER
PAGE TITLE	SIZE
LPDDR3 DRAM Channel B (32-63)	
Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
<SCH_NUM>	SIZE
<E4LABEL>	REVISION
<BRANCH>	BRANCH
26 OF 120	PAGE
23 OF 73	SHEET

D

D

C

C



B

B

A

A

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=J43 MLB	SYNC DATE=09/21/2012
PAGE TITLE	
LPDDR3 DRAM Termination	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE	
PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUC OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	<BRANCH>
PAGE	27 OF 120
SHEET	24 OF 73

D

D

C


C

B

B

A

A



D

D

C


C

B


B

A

A



CRITICAL
OMIT TABLE
U2800
CACTUS RIDGE 4C
(SYM 2 OF 2)



VCC

GND

C2901 1
1.0UF
CERM-20%
0402-1

C2914 1
1.0UF
CERM-20%
0201-1

C2915 1
1.0UF
CERM-20%
0201-1

C2916 1
1.0UF
CERM-20%
0201-1

C2917 1
1.0UF
CERM-20%
0201-1

C2900 1
1.0UF
CERM-20%
0402-1

C2910 1
1.0UF
CERM-20%
0201-1

C2911 1
1.0UF
CERM-20%
0201-1

C2912 1
1.0UF
CERM-20%
0201-1

C2913 1
1.0UF
CERM-20%
0201-1

C2940 1
1.0UF
CERM-20%
0201-1

C2941 1
1.0UF
CERM-20%
0201-1

C2942 1
1.0UF
CERM-20%
0201-1

C2943 1
1.0UF
CERM-20%
0201-1

C2944 1
1.0UF
CERM-20%
0201-1

C2945 1
1.0UF
CERM-20%
0201-1

C2905 1
1.0UF
CERM-X5R
0402-1

G10
G12
G14
G16
G18
G19
G20
G21
G22
G23
G24
G25
G26
G27
G28
G29
G30
G31
G32
G33
G34
G35
G36
G37
G38
G39
G40
G41
G42
G43
G44
G45
G46
G47
G48
G49
G50
G51
G52
G53
G54
G55
G56
G57
G58
G59
G60
G61
G62
G63
G64
G65
G66
G67
G68
G69
G70
G71
G72
G73
G74
G75
G76
G77
G78
G79
G80
G81
G82
G83
G84
G85
G86
G87
G88
G89
G90
G91
G92
G93
G94
G95
G96
G97
G98
G99
G100
G101
G102
G103
G104
G105
G106
G107
G108
G109
G110
G111
G112
G113
G114
G115
G116
G117
G118
G119
G120
G121
G122
G123
G124
G125
G126
G127
G128
G129
G130
G131
G132
G133
G134
G135
G136
G137
G138
G139
G140
G141
G142
G143
G144
G145
G146
G147
G148
G149
G150
G151
G152
G153
G154
G155
G156
G157
G158
G159
G160
G161
G162
G163
G164
G165
G166
G167
G168
G169
G170
G171
G172
G173
G174
G175
G176
G177
G178
G179
G180
G181
G182
G183
G184
G185
G186
G187
G188
G189
G190
G191
G192
G193
G194
G195
G196
G197
G198
G199
G200
G201
G202
G203
G204
G205
G206
G207
G208
G209
G210
G211
G212
G213
G214
G215
G216
G217
G218
G219
G220
G221
G222
G223
G224
G225
G226
G227
G228
G229
G230
G231
G232
G233
G234
G235
G236
G237
G238
G239
G240
G241
G242
G243
G244
G245
G246
G247
G248
G249
G250
G251
G252
G253
G254
G255
G256
G257
G258
G259
G259
G260
G261
G262
G263
G264
G265
G266
G267
G268
G269
G270
G271
G272
G273
G274
G275
G276
G277
G278
G279
G279
G280
G281
G282
G283
G284
G285
G286
G287
G288
G289
G289
G290
G291
G292
G293
G294
G295
G296
G297
G298
G299
G300
G301
G302
G303
G304
G305
G306
G307
G308
G309
G309
G310
G311
G312
G313
G314
G315
G316
G317
G318
G319
G319
G320
G321
G322
G323
G324
G325
G326
G327
G328
G329
G329
G330
G331
G332
G333
G334
G335
G336
G337
G338
G339
G339
G340
G341
G342
G343
G344
G345
G346
G347
G348
G349
G349
G350
G351
G352
G353
G354
G355
G356
G357
G358
G359
G359
G360
G361
G362
G363
G364
G365
G366
G367
G368
G369
G369
G370
G371
G372
G373
G374
G375
G376
G377
G378
G379
G379
G380
G381
G382
G383
G384
G385
G386
G387
G388
G389
G389
G390
G391
G392
G393
G394
G395
G396
G397
G398
G399
G399
G400
G401
G402
G403
G404
G405
G406
G407
G408
G409
G409
G410
G411
G412
G413
G414
G415
G416
G417
G418
G419
G419
G420
G421
G422
G423
G424
G425
G426
G427
G428
G429
G429
G430
G431
G432
G433
G434
G435
G436
G437
G438
G439
G439
G440
G441
G442
G443
G444
G445
G446
G447
G448
G449
G449
G450
G451
G452
G453
G454
G455
G456
G457
G458
G459
G459
G460
G461
G462
G463
G464
G465
G466
G467
G468
G469
G469
G470
G471
G472
G473
G474
G475
G476
G477
G478
G479
G479
G480
G481
G482
G483
G484
G485
G486
G487
G488
G489
G489
G490
G491
G492
G493
G494
G495
G496
G497
G498
G499
G499
G500
G501
G502
G503
G504
G505
G506
G507
G508
G509
G509
G510
G511
G512
G513
G514
G515
G516
G517
G518
G519
G519
G520
G521
G522
G523
G524
G525
G526
G527
G528
G529
G529
G530
G531
G532
G533
G534
G535
G536
G537
G538
G539
G539
G540
G541
G542
G543
G544
G545
G546
G547
G548
G549
G549
G550
G551
G552
G553
G554
G555
G556
G557
G558
G559
G559
G560
G561
G562
G563
G564
G565
G566
G567
G568
G569
G569
G570
G571
G572
G573
G574
G575
G576
G577
G578
G579
G579
G580
G581
G582
G583
G584
G585
G586
G587
G588
G589
G589
G590
G591
G592
G593
G594
G595
G596
G597
G598
G599
G599
G600
G601
G602
G603
G604
G605
G606
G607
G608
G609
G609
G610
G611
G612
G613
G614
G615
G616
G617
G618
G619
G619
G620
G621
G622
G623
G624
G625
G626
G627
G628
G629
G629
G630
G631
G632
G633
G634
G635
G636
G637
G638
G639
G639
G640
G641
G642
G643
G644
G645
G646
G647
G648
G649
G649
G650
G651
G652
G653
G654
G655
G656
G657
G658
G659
G659
G660
G661
G662
G663
G664
G665
G666
G667
G668
G669
G669
G670
G671
G672
G673
G674
G675
G676
G677
G678
G679
G679
G680
G681
G682
G683
G684
G685
G686
G687
G688
G689
G689
G690
G691
G692
G693
G694
G695
G696
G697
G698
G699
G699
G700
G701
G702
G703
G704
G705
G706
G707
G708
G709
G709
G710
G711
G712
G713
G714
G715
G716
G717
G718
G719
G719
G720
G721
G722
G723
G724
G725
G726
G727
G728
G729
G729
G730
G731
G732
G733
G734
G735
G736
G737
G738
G739
G739
G740
G741
G742
G743
G744
G745
G746
G747
G748
G749
G749
G750
G751
G752
G753
G754
G755
G756
G757
G758
G759
G759
G760
G761
G762
G763
G764
G765
G766
G767
G768
G769
G769
G770
G771
G772
G773
G774
G775
G776
G777
G778
G779
G779
G780
G781
G782
G783
G784
G785
G786
G787
G788
G789
G789
G790
G791
G792
G793
G794
G795
G796
G797
G798
G799
G799
G800
G801
G802
G803
G804
G805
G806
G807
G808
G809
G809
G810
G811
G812
G813
G814
G815
G816
G817
G818
G819
G819
G820
G821
G822
G823
G824
G825
G826
G827
G828
G829
G829
G830
G831
G832
G833
G834
G835
G836
G837
G838
G839
G839
G840
G841
G842
G843
G844
G845
G846
G847
G848
G849
G849
G850
G851
G852
G853
G854
G855
G856
G857
G858
G859
G859
G860
G861
G862
G863
G864
G865
G866
G867
G868
G869
G869
G870
G871
G872
G873
G874
G875
G876
G877
G878
G879
G879
G880
G881
G882
G883
G884
G885
G886
G887
G888
G889
G889
G890
G891
G892
G893
G894
G895
G896
G897
G898
G899
G899
G900
G901
G902
G903
G904
G905
G906
G907
G908
G909
G909
G910
G911
G912
G913
G914
G915
G916
G917
G918
G919
G919
G920
G921
G922
G923
G924
G925
G926
G927
G928
G929
G929
G930
G931
G932
G933
G934
G935
G936
G937
G938
G939
G939
G940
G941
G942
G943
G944
G945
G946
G947
G948
G949
G949
G950
G951
G952
G953
G954
G955
G956
G957
G958
G959
G959
G960
G961
G962
G963
G964
G965
G966
G967
G968
G969
G969
G970
G971
G972
G973
G974
G975
G976
G977
G978
G979
G979
G980
G981
G982
G983
G984
G985
G986
G987
G988
G989
G989
G990
G991
G992
G993
G994

Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REQ (15V Boost Output)
 - =PPV3_TBT_P3V3TBTFET (3.3V FET Input)
 - =PPV3_TBT_FET (3.3V FET Output)
 - =PPV3_S0_TBTPWRCTL
 - =PPV05_TBT_P1V05TBTFET (1.05V FET Input)
 - =PPV05_TBT_FET (1.05V FET Output)

Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 (NONE)

8-13V Input
 Changes required
 for 2S.

PPBUS G3H
 60 54 48 47 40 39

PPVIN_S4SW_TBTBST FET
 MIN LINE WIDTH=0.25 mm
 MIN_NECK_WIDTH=0.25 mm
 Voltage not specified here,
 add property on another page.

R3080 470K
 1/20W
 201 2
 10%
 5%
 402

C3080 0.1UF
 10%
 5%
 402

R3081 150K
 1/20W
 201 2
 10%
 5%
 402

TBTBST PWREN DIV L

Q3005 DMN32D2LFB4
 DFN106H4-3
 SYM_Ver_2

TBT A HV EN

28 25

SI8409DB:
 Vds(max): -30V
 Vgs(max): +/-12V
 Vgs(th): -1.4V
 Rds(on): 46mOhm @ 4.5V Vgs
 Id(max): 3.7A @ 70C

CRITICAL
 Q3080
 SI8409DB
 BGA

8-13V Input
 Changes required
 for 2S.

PPVIN_S4SW_TBTBST FET
 MIN LINE WIDTH=0.25 mm
 MIN_NECK_WIDTH=0.25 mm
 Voltage not specified here,
 add property on another page.

R3091 200K
 1/20W
 201 2
 10%
 5%
 402

C3090 100UF
 20%
 X5R-CERM
 0603

C3091 100UF
 20%
 X5R-CERM
 0603

PIMB062D-SM

CRITICAL
 L3095
 6.8UH-4.0A

TBTBST BOOST
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.25 mm
 SWITCH_NODE=TRUE
 DUTY_CYCLE=50%
 R3089
 0.1UF
 10%
 5%
 402

TBTBST SNS1
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

TBTBST SNS2
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

TBTBST EN UVLO
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

TBTBST INTVCC
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

TBTBST VC
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

TBTBST RT
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

TBTBST SS
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

TBTBST SGND
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.25 mm
 VOLTAGE=0V

UVLO(falling) = 1.22 * (R1 + R2) / R2
 UVLO(rising) = UVLO(falling) + (2uA * R1)
 UVLO = 4.55V (falling), 4.95V (rising)

R3092 73.2K
 1/20W
 201 2
 10%
 5%
 402

C3082 2.2UF
 20%
 X5R-CERM
 0603

C3087 47PF
 20%
 X5R-CERM
 0603

R3093 100K
 1/20W
 201 2
 10%
 5%
 402

TBTBST VC RC
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

R3094 41.2K
 1/20W
 201 2
 10%
 5%
 402

C3093 3300PF
 20%
 X7R-CERM
 0603

R3094 0.33UF
 20%
 CERM-X5R
 0603

TBTBST SS
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.2 mm

34 SYNC SGND shorted to
 GND inside package,
 no XW necessary.

GND TBTBST SGND
 MIN LINE WIDTH=0.2 mm
 MIN_NECK_WIDTH=0.25 mm
 VOLTAGE=0V

R3095 133K
 1/16W
 402 1
 10%
 5%
 402

C3088 22PF
 20%
 X5R-CERM
 0603

R3096 15.8K
 1/16W
 402 1
 10%
 5%
 402

NO STUFF C3089 100PF
 20%
 X5R-CERM
 0603

R3096 15.8K
 1/16W
 402 1
 10%
 5%
 402

<Ra>

Vout = 1.6V * (1 + Ra / Rb)

C3084 100UF
 20%
 X5R-CERM
 0603


C309A 100UF
 20%
 X5R-CERM
 0603

C3085 100UF
 20%
 X5R-CERM
 0603


C309B 100UF
 20%
 X7R-CERM
 0603

C3099 0.001UF
 20%
 X7R-CERM
 0603

TBT 15V Boost Regulator



Supervisor & CLKREQ# Isolation




3.3V TBT "LC" Switch

U3010 TPS22924
 CSP
 1 A2
 2 B1
 3 VOUT
 4 VDD
 5 GND
 6 ON
 7 C2
 8 C1
 9 GND
 10 A1
 11 B2
 12 C3
 13 C4
 14 GND
 15 GND
 16 GND
 17 GND
 18 GND
 19 GND
 20 GND
 21 GND
 22 GND
 23 GND
 24 GND
 25 GND
 26 GND
 27 GND
 28 GND
 29 GND
 30 GND
 31 GND
 32 GND
 33 GND
 34 GND
 35 GND
 36 GND
 37 GND
 38 GND
 39 GND
 40 GND
 41 GND
 42 GND
 43 GND
 44 GND
 45 GND
 46 GND
 47 GND
 48 GND
 49 GND
 50 GND
 51 GND
 52 GND
 53 GND
 54 GND
 55 GND
 56 GND
 57 GND
 58 GND
 59 GND
 60 GND
 61 GND
 62 GND
 63 GND
 64 GND
 65 GND
 66 GND
 67 GND
 68 GND
 69 GND
 70 GND
 71 GND
 72 GND
 73 GND
 74 GND
 75 GND
 76 GND
 77 GND
 78 GND
 79 GND
 80 GND
 81 GND
 82 GND
 83 GND
 84 GND
 85 GND
 86 GND
 87 GND
 88 GND
 89 GND
 90 GND
 91 GND
 92 GND
 93 GND
 94 GND
 95 GND
 96 GND
 97 GND
 98 GND
 99 GND
 100 GND
 101 GND
 102 GND
 103 GND
 104 GND
 105 GND
 106 GND
 107 GND
 108 GND
 109 GND
 110 GND
 111 GND
 112 GND
 113 GND
 114 GND
 115 GND
 116 GND
 117 GND
 118 GND
 119 GND
 120 GND
 121 GND
 122 GND
 123 GND
 124 GND
 125 GND
 126 GND
 127 GND
 128 GND
 129 GND
 130 GND
 131 GND
 132 GND
 133 GND
 134 GND
 135 GND
 136 GND
 137 GND
 138 GND
 139 GND
 140 GND
 141 GND
 142 GND
 143 GND
 144 GND

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

Part Number	Qty	Description	Reference Des	Critical	BOM Option
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max
 IHVSO/S3 1120mA 1090mA 1170mA (12W minimum)



P Source must pull
own HPD input with
reater than or equal
to 100K (DPv1.1a).



SYNC MASTER=J433 MLB	SYNC DATE=09/04/2012
PAGE TITLE	
Thunderbolt Connector A	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D REVISION <E4LABEL> BRANCH <BRANCH> PAGE 32 OF 120 SHEET 28 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

D

D

C


C

B

B

A

A



D

D

C

C


B

B


A

A

OOB Isolation





Gumstick3 Connector



PCIe polarity inversion and lane reversal
are only permitted on the device side,
provided the device PHY supports it.


SYNC MASTER=J43 MLB	SYNC DATE=02/20/2013
PAGE TITLE	
SSD Connector	
Apple Inc.	
D	SHEET
<SCH_NUM>	SIZE
<E4LABEL>	REVISION
<BRANCH>	BRANCH
37 OF 120	PAGE
30 OF 73	SHEET







Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux







D

D




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



INC MASTER=WILL J43		SYNC DATE=12/17/2012
E TITLE		
SMC		
 Apple Inc.		DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>		
BRANCH <BRANCH>		
PAGE 50 OF 120		
SHEET 35 OF 73		
NOTICE OF PROPRIETARY PROPERTY:		
E INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE HOLDER AGREES TO THE FOLLOWING:		
TO MAINTAIN THIS DOCUMENT IN CONFIDENCE NOT TO REPRODUC OR COPY IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART OR RIGHTS RESERVED.		



D

D

C


C

Top-Block Swap




B

B



A

A



```

39 37 35 SMC_HS COMPUTING_ISENSE SMC_HS COMPUTING_ISENSE 35 37 39
40 37 35 SMC_PBUS_VSENSE — SMC_PBUS_VSENSE 35 37 40
39 37 35 SMC_BMON_ISENSE — SMC_BMON_ISENSE 35 37 39
39 37 35 SMC_DCIN_ISENSE — SMC_DCIN_ISENSE 35 37 39
40 37 35 SMC_DCIN_VSENSE — SMC_DCIN_VSENSE 35 37 40
41 37 35 SMC_BMON_DISCRETE_ISENSE SMC_BMON_DISCRETE_ISENSE 35 37 41
40 37 35 SMC_CPU_ISENSE — SMC_CPU_ISENSE 35 37 40
39 37 35 SMC_OTHER_HI_ISENSE — SMC_OTHER_HI_ISENSE 35 37 39
41 37 35 SMC_PANEL_ISENSE — SMC_PANEL_ISENSE 35 37 41
39 37 35 SMC_1V2S3_ISENSE — SMC_1V2S3_ISENSE 35 37 39
39 37 35 SMC_LCDBKLT_ISENSE — SMC_LCDBKLT_ISENSE 35 37 39
40 37 35 SMC_P3V3S5_ISENSE — SMC_P3V3S5_ISENSE 35 37 40
39 37 35 SMC_WLAN_ISENSE — SMC_WLAN_ISENSE 35 37 39
39 37 35 SMC_SSD_ISENSE — SMC_SSD_ISENSE 35 37 39
39 37 35 SMC_P3V3S0_ISENSE — SMC_P3V3S0_ISENSE 35 37 39
39 37 35 SMC_CAMERA_ISENSE — SMC_CAMERA_ISENSE 35 37 39
40 37 35 NC_SMC_ADC16 — SD alias on page 103
40 37 35 SMC_P1V05S0_VSENSE — SMC_P1V05S0_VSENSE 35 37 40
40 37 35 SMC_CPUDDR_ISENSE — SMC_CPUDDR_ISENSE 35 37 40
40 37 35 SMC_P1V05S0_ISENSE — SMC_P1V05S0_ISENSE 35 37 40
40 37 35 SMC_CPU_VSENSE — SMC_CPU_VSENSE 35 37 40
41 37 35 SMC_CPUVR_ADJUST_ISENSE SMC_CPUVR_ADJUST_ISENSE 35 37 41
41 37 35 SMC_CPU_IMON_ISENSE — SMC_CPU_IMON_ISENSE 35 37 41
62 39 37 36 35 29 PP3V3_WLAN — PP3V3_WLAN 29 35 36 37 39 62

```

```

56 40 37 35 SMC_SENSOR_PWR_EN — SMC_SENSOR_PWR_EN 35 37 40 56
37 35 29 SMC_WIFI_PWR_EN — SMC_WIFI_PWR_EN 29 35 37
37 35 TP_SMC_5VSW_PWR_EN — TP_SMC_5VSW_PWR_EN 35 37

```

```

35 IN SMC_PCH_SUSWARN_L 1 2 PCH_SUSWARN_L 13

```

```

35 OUT SMC_PCH_SUSACK_L 1 2 PCH_SUSACK_L 13


```

```


41 IN SMC_HS_COMP_ALERT_L 1 2 NOSTUFF R5215 100
41 IN PCH_SML1ALERT_L 1 2 1/20W MF 201
41 IN SMC_BMON_COMP_ALERT_L 1 2 NOSTUFF R5213 100
41 IN FINSTACKNSNS_ALERT_L 1 2 1/20W MF 201
42 IN CPUTHMSNS_ALERT_L 1 2 NOSTUFF R5210 100
42 IN CPUBMONNSNS_ALERT_L 1 2 1/20W MF 201
42 IN TBTMLBSNS_ALERT_L 1 2 R5212 100
42 IN SMC_SENSOR_ALERT_L 1 2 1/20W MF 201

```


SYNC MASTER=J43_MLB	SYNC DATE=02/20/2013
SMC Project Support	
Apple Inc.	
D	SHEET
	37 OF 73




IC0R : COMPUTING High Side Current Sense




IO0R : OTHER High Side Current Sense




IROC : 3.3V S0 FET Current Sense




IS2C : 3.3V Camera Current Sense



CHARGER_BMON High Side Current Sense




DC-IN (AMON) Current Sense




Replacing caps with 100k PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5455		CPU_HS_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5465		DRAM_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5475		AIRPORT_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5485		SSD_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5495		LCDBKLT_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5433		OTHER_HS_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5425		CAM_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100 OHM, 5, 0201, SMD	C5445		3V3S0_ISNS: NO


IM3C : DDR 1V2 Current Sense (LPDDR + CPUDDR)




IAPC : AirPort Current Sense



ISDC : SSD Current Sense




IBLC : LCD Backlight Driver Input Current Sense




SYNC MASTER=SID J41		SYNC DATE=02/26/2013	
PAGE TITLE			
High Side Current Sensing			
Apple Inc.			
DRAWING NUMBER			
<SCH_NUM>		SIZE	
REVISION			
<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		54 OF 120	
SHEET		39 OF 73	


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5541		CPUVR_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5561		P1V05_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5595		P3V3S5_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5575		CPUDDR_ISNS: NO

SYNC MASTER=SID J41 SYNC DATE=02/26/2013


DRAWING NUMBER	S122
Apple Inc.	<SCH_NUM> D
REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	The information contained herein is the proprietary property of Apple Inc. The possessor agrees to the following:
	I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
	IT NOT TO REPRODUCE OR COPY IT
	IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
	IV ALL RIGHTS RESERVED

PAGE 55 OF 120


SHEET 40 OF 73




CPU Proximity, Inlet ,DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=J43 MLB	SYNC DATE=02/20/2013
Thermal Sensors	
Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 58 OF 120	
SHEET 42 OF 73	

FAN CONNECTOR



SYNC MASTER=J43_MLB	SYNC DATE=09/13/2012
PAGE TITLE	
Fan	
DRAWING NUMBER	SIZE
<SCH_NUM> D	
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	<BRANCH>
PAGE	60 OF 120
SHEET	43 OF 73




SPEAKER AMPLIFIERS

APN: 353S2888


SPEAKER LOWPASS 80 HZ < FC < 132 HZ
 GAIN 6DB

Right Speaker Connector




SYNC MASTER=J43_MLB	SYNC DATE=09/04/2012
PAGE TITLE	
Apple Inc.	Apple Inc.
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	<BRANCH>
PAGE	64 OF 120
SHEET	45 OF 73

Hall Effect Sensor




11" - Specific

Battery Connector




SYNC MASTER=MASTER	SYNC DATE=MASTER
PAGE TITLE	
Battery Connector & Hall Effect	
 Apple Inc.	
DRAWING NUMBER	
<SCH_NUM>	
SIZE	
D	
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
69 OF 120	
SHEET	
46 OF 73	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE	
PROPERTY OF APPLE COMPUTER, INC.	
THE LICENSEE AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply



DC-In & G3H Supply	
SYNC MASTER=j42 MLB	SYNC DATE=09/13/2012
PAGE TITLE	
DRAWING NUMBER	SIZE
 Apple Inc.	<sch_num> D
REVISION	<e4label>
BRANCH	<branch>
PAGE	70 OF 120
SHEET	47 OF 73

Reverse-Current Protection

Need to stuff R7192 if either PP5V5_DCIN:YES or PP5V5_VDDP are used!



D

D

C


C

B


B

A

A



SYNC MASTER=J43 MLB	SYNC DATE=10/09/2012
PAGE TITLE	
CPU VR12.6 VCC Regulator IC	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	72 OF 120
SHEET	49 OF 73



D

D

C


C

B

B

A


A



INC MASTER=J43 MLB		SYNC DATE=09/17/2012
E TITLE		
LPDDR3 Supply		DRAWING NUMBER <SCH_NUM>
Apple Inc.		SIZE D
REVISION <E4LABEL>		
BRANCH <BRANCH>		
PAGE 74 OF 120		
SHEET 51 OF 73		

D

I





A

2


SYNC MASTER=J43 MLB	SYNC DATE=10/02/2012
PAGE TITLE	
5V S4RS3 / 3.3V S5 Power Supply	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED.	
BRANCH <BRANCH>	PAGE 75 OF 120
SHEET 52 OF 73	

1.05V S0 Regulator






Keyboard Backlight Driver & Detection




Keyboard Backlight Connector




SYNC MASTER=J43 MLB	SYNC DATE=09/13/2012
PAGE TITLE	
LCD/KBD Backlight Driver	
 Apple Inc.	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 77 OF 120	
SHEET 54 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND ITS SUBSIDIARIES. IT IS PROPRIETARY AND CONFIDENTIAL. IT IS AGREED BY THE RECIPIENT TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.	

1.8V S3 REGULATOR




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO




SYNC MASTER=J43 MLB	SYNC DATE=10/04/2012
Misc Power Supplies	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	78 OF 120
SHEET	55 OF 73




S5 Enables




S5 Power Good




SSD Enable




S0 Rail PGOOD (BJT Version)



S0 Rail PGOOD Circuitry (ISL version used for development)




S3 Enables




Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESEN_EN	PM_SUD_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S1_L
Run (00)	X	1	1	1	1	1	1
Sleep (S1AC)	1	1	1	1	1	1	0
Sleep (S1)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (GMonitor)	toggle 3Hz	0	0	0	0	0	0
Battery Off (Gholt)	1	0	0	0	0	0	0


S0 Enables





3.3V SUS Detect



SUS Enables



CHGR VFRQ Generation



D

D

C


C

B

B

A

A



SYNC MASTER=J43 MLB	SYNC DATE=09/11/2012
PAGE TITLE	
Internal DisplayPort Connector	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
83 OF 120	
SHEET	
58 OF 73	

D

D

C


C

B


B

A

A



SYNC MASTER=CLEAN J41	SYNC DATE=11/13/2012
PAGE TITLE	
LIO Connector	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	95 OF 120
SHEET	59 OF 73



LPDDR3 Command/Address

Memory Bit/Byte Swizzle

MAKE_BASE		MAKE_BASE		MAKE_BASE			
=MEM A A<5>	TRUE	MEM A CAA<0>	20 24 68	=MEM A DO<0>	TRUE	MEM A DO<9>	7 68
=MEM A A<9>	TRUE	MEM A CAA<1>	20 24 68	=MEM A DO<1>	TRUE	MEM A DO<12>	7 68
=MEM A A<6>	TRUE	MEM A CAA<2>	20 24 68	=MEM A DO<2>	TRUE	MEM A DO<10>	7 68
=MEM A A<8>	TRUE	MEM A CAA<3>	20 24 68	=MEM A DO<3>	TRUE	MEM B DO<3>	7 68
=MEM A A<7>	TRUE	MEM A CAA<4>	20 24 68	=MEM A DO<4>	TRUE	MEM B DO<11>	7 68
=MEM A BA<2>	TRUE	MEM A CAA<5>	20 24 68	=MEM A DO<5>	TRUE	MEM B DO<13>	7 68
68 61 24 20 7 MEM A CAA<6>	TRUE	MEM A CAA<6>	7 20 24 61 68	=MEM A DO<6>	TRUE	MEM B DO<8>	7 68
=MEM A A<11>	TRUE	MEM A CAA<7>	20 24 68	=MEM A DO<7>	TRUE	MEM B DO<14>	7 68
=MEM A A<15>	TRUE	MEM A CAA<8>	20 24 68	=MEM A DO<8>	TRUE	MEM B DO<15>	7 68
=MEM A A<14>	TRUE	MEM A CAA<9>	20 24 68	=MEM A DO<9>	TRUE	MEM B DO<0>	7 68
=MEM A A<13>	TRUE	MEM A CAB<0>	21 24 68	=MEM A DO<10>	TRUE	MEM B DO<1>	7 68
=MEM A CAS L	TRUE	MEM A CAB<1>	21 24 68	=MEM A DO<11>	TRUE	MEM B DO<2>	7 68
=MEM A WE L	TRUE	MEM A CAB<2>	21 24 68	=MEM A DO<12>	TRUE	MEM B DO<7>	7 68
=MEM A RAS L	TRUE	MEM A CAB<3>	21 24 68	=MEM A DO<13>	TRUE	MEM B DO<4>	7 68
=MEM A BA<0>	TRUE	MEM A CAB<4>	21 24 68	=MEM A DO<14>	TRUE	MEM B DO<5>	7 68
=MEM A A<2>	TRUE	MEM A CAB<5>	21 24 68	=MEM A DO<15>	TRUE	MEM B DO<6>	7 68
68 61 24 21 7 MEM A CAB<6>	TRUE	MEM A CAB<6>	7 21 24 61 68	=MEM A DO<16>	TRUE	MEM B DO<3>	7 68
=MEM A A<10>	TRUE	MEM A CAB<7>	21 24 68	=MEM A DO<17>	TRUE	MEM B DO<16>	7 68
=MEM A A<1>	TRUE	MEM A CAB<8>	21 24 68	=MEM A DO<18>	TRUE	MEM B DO<28>	7 68
=MEM A A<0>	TRUE	MEM A CAB<9>	21 24 68	=MEM A DO<19>	TRUE	MEM B DO<29>	7 68
68 61 24 21 20 7 MEM A ODT<0>	TRUE	MEM A ODT<0>	7 20 21 24 61 68	=MEM A DO<20>	TRUE	MEM B DO<30>	7 68
61 7 TP LPDDR3 RSV1	TRUE	TP LPDDR3 RSV1	7 61	=MEM A DO<21>	TRUE	MEM B DO<19>	7 68
61 7 TP LPDDR3 RSV2	TRUE	TP LPDDR3 RSV2	7 61	=MEM A DO<22>	TRUE	MEM B DO<27>	7 68
=MEM B A<5>	TRUE	MEM B CAA<0>	22 24 68	=MEM A DO<23>	TRUE	MEM B DO<24>	7 68
=MEM B A<9>	TRUE	MEM B CAA<1>	22 24 68	=MEM A DO<24>	TRUE	MEM B DO<20>	7 68
=MEM B A<6>	TRUE	MEM B CAA<2>	22 24 68	=MEM A DO<25>	TRUE	MEM B DO<21>	7 68
=MEM B A<8>	TRUE	MEM B CAA<3>	22 24 68	=MEM A DO<26>	TRUE	MEM B DO<25>	7 68
=MEM B A<7>	TRUE	MEM B CAA<4>	22 24 68	=MEM A DO<27>	TRUE	MEM B DO<31>	7 68
=MEM B BA<2>	TRUE	MEM B CAA<5>	22 24 68	=MEM A DO<28>	TRUE	MEM B DO<26>	7 68
68 61 24 22 7 MEM B CAA<6>	TRUE	MEM B CAA<6>	7 22 24 61 68	=MEM A DO<29>	TRUE	MEM B DO<24>	7 68
=MEM B A<11>	TRUE	MEM B CAA<7>	22 24 68	=MEM A DO<30>	TRUE	MEM B DO<20>	7 68
=MEM B A<15>	TRUE	MEM B CAA<8>	22 24 68	=MEM A DO<31>	TRUE	MEM B DO<16>	7 68
=MEM B A<14>	TRUE	MEM B CAA<9>	22 24 68	=MEM A DO<32>	TRUE	MEM B DO<23>	7 68
=MEM B A<13>	TRUE	MEM B CAB<0>	23 24 68	=MEM A DO<33>	TRUE	MEM B DO<27>	7 68
=MEM B CAS L	TRUE	MEM B CAB<1>	23 24 68	=MEM A DO<34>	TRUE	MEM B DO<22>	7 68
=MEM B WE L	TRUE	MEM B CAB<2>	23 24 68	=MEM A DO<35>	TRUE	MEM B DO<20>	7 68
=MEM B RAS L	TRUE	MEM B CAB<3>	23 24 68	=MEM A DO<36>	TRUE	MEM B DO<19>	7 68
=MEM B BA<0>	TRUE	MEM B CAB<4>	23 24 68	=MEM A DO<37>	TRUE	MEM B DO<18>	7 68
68 61 24 23 7 MEM B CAB<5>	TRUE	MEM B CAB<5>	23 24 68	=MEM A DO<38>	TRUE	MEM B DO<17>	7 68
=MEM B A<2>	TRUE	MEM B CAB<6>	23 24 68	=MEM A DO<39>	TRUE	MEM B DO<15>	7 68
=MEM B A<10>	TRUE	MEM B CAB<7>	23 24 68	=MEM A DO<40>	TRUE	MEM B DO<14>	7 68
=MEM B A<1>	TRUE	MEM B CAB<8>	23 24 68	=MEM A DO<41>	TRUE	MEM B DO<13>	7 68
=MEM B A<0>	TRUE	MEM B CAB<9>	23 24 68	=MEM A DO<42>	TRUE	MEM B DO<12>	7 68
68 61 24 23 22 7 MEM B ODT<0>	TRUE	MEM B ODT<0>	7 22 23 24 61 68	=MEM A DO<43>	TRUE	MEM B DO<11>	7 68
61 7 TP LPDDR3 RSV3	TRUE	TP LPDDR3 RSV3	7 61	=MEM A DO<44>	TRUE	MEM B DO<10>	7 68
61 7 TP LPDDR3 RSV4	TRUE	TP LPDDR3 RSV4	7 61	=MEM A DO<33>	TRUE	MEM B DO<9>	7 68
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>	7 68	=MEM A DO<45>	TRUE	MEM B DO<8>	7 68
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>	7 68	=MEM A DO<46>	TRUE	MEM B DO<7>	7 68
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>	7 68	=MEM A DO<47>	TRUE	MEM B DO<6>	7 68
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>	7 68	=MEM A DO<48>	TRUE	MEM B DO<5>	7 68
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>	7 68	=MEM A DO<49>	TRUE	MEM B DO<49>	7 68
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>	7 68	=MEM A DO<50>	TRUE	MEM B DO<50>	7 68
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>	7 68	=MEM A DO<51>	TRUE	MEM B DO<49>	7 68
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>	7 68	=MEM A DO<52>	TRUE	MEM B DO<48>	7 68
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>	7 68	=MEM A DO<53>	TRUE	MEM B DO<47>	7 68
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>	7 68	=MEM A DO<54>	TRUE	MEM B DO<46>	7 68
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>	7 68	=MEM A DO<55>	TRUE	MEM B DO<45>	7 68
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>	7 68	=MEM A DO<56>	TRUE	MEM B DO<44>	7 68
=MEM A DOS P<6>	TRUE	MEM A DOS P<6>	7 68	=MEM A DO<57>	TRUE	MEM B DO<43>	7 68
=MEM A DOS N<6>	TRUE	MEM A DOS N<6>	7 68	=MEM A DO<58>	TRUE	MEM B DO<42>	7 68
=MEM A DOS P<7>	TRUE	MEM A DOS P<7>	7 68	=MEM A DO<59>	TRUE	MEM B DO<41>	7 68
=MEM A DOS N<7>	TRUE	MEM A DOS N<7>	7 68	=MEM A DO<33>	TRUE	MEM B DO<40>	7 68
68 61 21 7 MEM A DOS P<6>	TRUE	MEM A DOS P<6>	7 21 61 68	=MEM A DO<34>	TRUE	MEM B DO<39>	7 68
68 61 21 7 MEM A DOS N<6>	TRUE	MEM A DOS N<6>	7 21 61 68	=MEM A DO<41>	TRUE	MEM B DO<38>	7 68
21 =MEM A DOS P<7>	TRUE	MEM A DOS P<7>	68 61 23 7	=MEM A DO<42>	TRUE	MEM B DO<37>	7 68
21 =MEM A DOS N<7>	TRUE	MEM A DOS N<6>	68 61 23 7	=MEM A DO<43>	TRUE	MEM B DO<36>	7 68
21 =MEM A DOS P<0>	TRUE	MEM B DOS P<1>	7 68	=MEM A DO<44>	TRUE	MEM B DO<35>	7 68
21 =MEM A DOS N<0>	TRUE	MEM B DOS N<1>	7 68	=MEM A DO<45>	TRUE	MEM B DO<34>	7 68
21 =MEM A DOS P<1>	TRUE	MEM B DOS P<0>	7 68	=MEM A DO<46>	TRUE	MEM B DO<33>	7 68
21 =MEM A DOS N<1>	TRUE	MEM B DOS N<0>	7 68	=MEM A DO<47>	TRUE	MEM B DO<32>	7 68
21 =MEM A DOS P<2>	TRUE	MEM B DOS P<3>	7 68	=MEM A DO<48>	TRUE	MEM B DO<31>	7 68
21 =MEM A DOS N<2>	TRUE	MEM B DOS N<3>	7 68	=MEM A DO<49>	TRUE	MEM B DO<30>	7 68
21 =MEM A DOS P<3>	TRUE	MEM B DOS P<2>	7 68	=MEM A DO<50>	TRUE	MEM B DO<29>	7 68
21 =MEM A DOS N<3>	TRUE	MEM B DOS N<2>	7 68	=MEM A DO<51>	TRUE	MEM B DO<28>	7 68
21 =MEM A DOS P<4>	TRUE	MEM B DOS P<5>	7 68	=MEM A DO<52>	TRUE	MEM B DO<27>	7 68
21 =MEM A DOS N<4>	TRUE	MEM B DOS N<5>	7 68	=MEM A DO<53>	TRUE	MEM B DO<26>	7 68
21 =MEM A DOS P<5>	TRUE	MEM B DOS P<4>	7 68	=MEM A DO<54>	TRUE	MEM B DO<25>	7 68
21 =MEM A DOS N<5>	TRUE	MEM B DOS N<4>	7 68	=MEM A DO<55>	TRUE	MEM B DO<24>	7 68
21 =MEM A DOS P<6>	TRUE	MEM B DOS P<3>	7 68	=MEM A DO<56>	TRUE	MEM B DO<23>	7 68
21 =MEM A DOS N<6>	TRUE	MEM B DOS N<5>	7 68	=MEM A DO<57>	TRUE	MEM B DO<22>	7 68
21 =MEM A DOS P<7>	TRUE	MEM B DOS P<6>	7 68	=MEM A DO<58>	TRUE	MEM B DO<21>	7 68
21 =MEM A DOS N<7>	TRUE	MEM					

Functional Test Points

J3501: AirPort / BT Connector

FUNC_TEST	
TRUE	PP3V3 WLAN (Need 6 TPs)
TRUE	WIFI EVENT L
TRUE	PCIE AP R2D N
TRUE	PCIE AP R2D P
TRUE	PCIE CLK100M AP N
TRUE	PCIE AP D2R P
TRUE	PCIE AP D2R N
TRUE	PCIE WAKE L
TRUE	AP RESET CONN L
TRUE	AP CLKREQ Q L
TRUE	USB BT CONN P
TRUE	USB BT CONN N
TRUE	PP3V3 S4
(Need to add 8 GND TPs)	

J3700: SSD Connector

FUNC_TEST	
TRUE	PP3V3 SOSW SSD FILT (Need 5 TPs)
TRUE	PCIE SSD R2D N<3..0>
TRUE	PCIE SSD R2D P<3..0>
TRUE	PP3V3 S0
TRUE	SSD RESET CONN L
TRUE	SSD CLKREQ CONN L
TRUE	SMC OOB1 R2D CONN L
TRUE	SMC OOB1 D2R CONN L
TRUE	SSD PCIE SEL L
TRUE	SSD DEVSLP
TRUE	SSD PWRFAIL WARN L
TRUE	SSD PWR EN
TRUE	PCIE SSD D2R N<3..0>
TRUE	PCIE SSD D2R P<3..0>
TRUE	PCIE CLK100M SSD N
TRUE	PCIE CLK100M SSD P
(Need to add 6 GND TPs)	

J4002: Camera Connector

FUNC_TEST	
TRUE	MIPi CLK CONN N
TRUE	MIPi CLK CONN P
TRUE	CAM SENSOR WAKE L CONN
TRUE	MIPi DATA CONN N
TRUE	MIPi DATA CONN P
TRUE	SMBUS SMC 1 S0 SDA
TRUE	SMBUS SMC 1 S0 SCL
TRUE	I2C CAM SCK
TRUE	I2C CAM SDA
TRUE	PP5V S3RS0 ALSCAM_E (Need TBD TPs)
(Need to add TBD GND TPs)	

J6100: LPC+SPI Connector

FUNC_TEST	
TRUE	PP3V42_G3H
TRUE	PP5V_S0
TRUE	LPC CLK24M LPCPLUS
TRUE	LPC AD<3..0>
TRUE	SPI ALT MOSI
TRUE	XDP LPCPLUS GPIO
TRUE	LPCPLUS RESET L
TRUE	SMC TDO
TRUE	TP SMC TRST L
TRUE	TP SMC MD1
TRUE	SMC TX L
TRUE	SPI ALT MISO
TRUE	LPC FRAME L
TRUE	SPIROM USE MLB
TRUE	PM_CLKRUN L
TRUE	SPI ALT CLK
TRUE	SPI ALT CS L
TRUE	LPC SERIRO
TRUE	LPC PWRDWN L
TRUE	SMC TDI
TRUE	SMC TCK
TRUE	SMC RESET L
TRUE	SMC ROMBOOT
TRUE	SMC RX L
TRUE	SMC TMS
(Need to add 6 GND TPs)	

Functional Test Points

J6000: Fan Connector

FUNC_TEST	
TRUE	PP5V_S0
TRUE	FAN RT TACH
TRUE	FAN RT PWM
(Need to add 1 GND TP)	

Misc Voltages & Control Signals

FUNC_TEST	
TRUE	PPBUS_G3H
TRUE	PPVIN_S4SW_TBTBST_FET
TRUE	PPDCIN_G3H
(Need to add 1 GND TP)	
TRUE	PP3V42_G3H
TRUE	PPVRTC_G3H
TRUE	PP3V3_S5
TRUE	PP3V3_SUS
TRUE	PP3V3_S3
TRUE	PP3V3_S0
TRUE	PP3V3_S0SW_SSD
TRUE	PP1V5_S0
TRUE	PP1V05_S0
TRUE	PP15V_TBT
TRUE	PP3V3_TBTL
TRUE	PP1V05_TBTL
TRUE	PPVCC_S0_CPU
TRUE	PP1V05_TBTCIO
TRUE	PPBUS_S5_HS_OTHER_ISNS
TRUE	PPDCIN_G3H_ISOL
TRUE	PP3V3_S4
(Need to add 27 GND TPs)	

NO_TEST Nets

NO_TEST	
TRUE	NC PCIE CLK100M_SDP
TRUE	NC PCIE CLK100M_SDN
TRUE	NC PCIE CLK100M_FWP
TRUE	NC PCIE CLK100M_FWN
TRUE	NC PCIE FW_D2RP
TRUE	NC PCIE FW_D2RN
TRUE	NC PCIE FW_R2D CP
TRUE	NC PCIE FW_R2D CN
TRUE	NC PCIE FW_R2D CN
TRUE	NC USB_I2P
TRUE	NC USB_IRN
TRUE	NC USB_CAMERAP
TRUE	NC USB_CAMERAN
TRUE	NC USB_SDP
TRUE	NC USB_SDN
TRUE	NC INT_ML_C_P<3..1>
TRUE	NC INT_ML_CN<3..1>
TRUE	NC HDA_SDIN1
TRUE	NC PCI_PME_L
TRUE	NC CLINK_CLK
TRUE	NC CLINK_DATA
TRUE	NC CLINK_RESET_L
TRUE	NC SMC_SYS_LED
TRUE	NC IR_RX_OUT_RC
TRUE	NC USB_SMCP
TRUE	NC USB_SMCN
TRUE	NC SMC_GFX_OVERTEMP
TRUE	NC SMC_GFX_THROTTLE_L
TRUE	NC SMC_FAN_1_CTL
TRUE	NC SMC_FAN_1_TACH
TRUE	NC SMC_FAN_5_CTL
TRUE	NC ENET_ASF_GPIO
TRUE	NC SMC_MPMS_LED_PWR
TRUE	NC SMC_MPMS_LED_CHG
TRUE	NC SMC_T25_EN_L
TRUE	NC SMC_DP_HPD_L
TRUE	NC SMBUS_SMC_4ASF_SCL
TRUE	NC SMBUS_SMC_4ASF_SDA
TRUE	NC BDV_BKL_PWM
TRUE	TBT_B_R2D_C_P<1..0>
TRUE	TBT_B_R2D_C_N<1..0>
TRUE	TBT_B_D2R_N<1..0>
TRUE	TBT_B_LSTX
TRUE	NC DP_TBTPB_ML_C_P<3..1:2>
TRUE	NC DP_TBTPB_ML_CN<3..1:2>
TRUE	NC DP_TBTPB_AUXCH_CPN
TRUE	NC DP_TBTPB_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_ML_CN<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_ML_CN<1>
TRUE	NC DP_TBTPSRC_ML_C_P<0>
TRUE	NC DP_TBTPSRC_AUXCH_CPN
TRUE	NC DP_TBTPSRC_AUXCH_CN
TRUE	NC DP_TBTPSRC_ML_C_P<3>
TRUE	NC DP_TBTPSRC_ML_CN<3>
TRUE	NC DP_TBTPSRC_ML_C_P<2>
TRUE	NC DP_TBTPSRC_ML_CN<2>
TRUE	NC DP_TBTPSRC_ML_C_P<1>
TRUE	NC DP_TBTPSRC_M

Functional Test Points

Power Aliases

J9500: LIO Connector

FUNC_TEST

- TRUE AUD_PWR_EN 13 57 59
- TRUE PP5V_S0_ALT_AUD_LDO_EN 59
- TRUE SPKRAMP_SHDN_L 45 59
- TRUE PP1V5_S0SW_AUDIO 56 59
- TRUE PP3V3_S0 80 13 12 13 14 15 41 17 18 27 30 34 36
- TRUE SPKRAMP_INR_N 45 59 72
- TRUE SPKRAMP_INR_P 45 59 72
- TRUE USB3_EXTB_D2R_RC_N 59 63 66
- TRUE USB3_EXTB_D2R_RC_P 59 63 66
- TRUE USB_EXTB_N 14 59 66
- TRUE USB_EXTB_P 14 59 66
- TRUE USB3_EXTB_R2D_N 59 63 66
- TRUE USB3_EXTB_R2D_P 59 63 66
- TRUE PP3V42_G3H 17 30 33 34 35 36 38 44 46 47
- TRUE SMBUS_SMC_2_S3_SCL 48 57 59 60 62 63
- TRUE SMBUS_SMC_2_S3_SDA 35 38 59 71
- TRUE SYS_ONEWIRE 35 59
- TRUE SMC_BC_ACOK 35 36 48 59
- TRUE XDP_USB_EXTB_OC_L 14 16 59
- TRUE USB_PWR_EN 33 57 59
- TRUE FINSTACKSNS_ALERT_L 37 59
- TRUE HDA_SYNC 12 59 67
- TRUE HDA_RST_L 12 59 67
- TRUE HDA_SDOUT 12 59 67
- TRUE HDA_SDIN0 12 59 67
- TRUE HDA_BIT_CLK (Need to add 5 GND TPs) 12 59 67

J6955: HALL EFFECT Connector

FUNC_TEST

- TRUE SMC_LID_R 46
- TRUE PP3V42_G3H 48 57 59 60 62 63

Bead Probes

- 66 59 14 USB3_EXTB_D2R_N 1_{TD}SM BEAD-PROBE BPA511
- 66 59 14 USB3_EXTB_D2R_P 1_{TD}SM BEAD-PROBE BPA510
- 66 63 59 USB3_EXTB_D2R_RC_N 1_{TD}SM BEAD-PROBE BPA520
- 66 63 59 USB3_EXTB_D2R_RC_P 1_{TD}SM BEAD-PROBE BPA521
- 66 59 14 USB3_EXTB_R2D_C_N 1_{TD}SM BEAD-PROBE BPA513
- 66 63 59 USB3_EXTB_R2D_C_P 1_{TD}SM BEAD-PROBE BPA512
- 66 63 59 USB3_EXTB_R2D_N 1_{TD}SM BEAD-PROBE BPA523
- 66 63 59 USB3_EXTB_R2D_P 1_{TD}SM BEAD-PROBE BPA522

Unused nets with offpage

(Nets with offpages not used on this project)

- SD_RESET_L 15
- XDP_SDCONN_STATE_CHANGE_L 15 16
- SD_PWR_EN 15

NO_TEST Nets

NO_TEST	MAKE	BASE
66 63 14 NC_USB3RPCIE_SD_D2RP	TRUE	TRUE
66 63 14 NC_USB3RPCIE_SD_D2RN	TRUE	TRUE
66 63 14 NC_USB3RPCIE_SD_R2D_CP	TRUE	TRUE
66 63 14 NC_USB3RPCIE_SD_R2D_CN	TRUE	TRUE
63 37 35 NC_SMC_ADC16	TRUE	TRUE
		NC_SMC_ADC16

CPU/PCH

SMC

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION	
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, MEM_TERM		MM	16.2	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
-------------------	-------	-----------------------	--------------------	--------------------	---------------------	----------------------	-------------------

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

CPU PCIE Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RHERTX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RHERRX

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_RX2RHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET

<tbl_r cells="4" ix="1" max

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

D

D

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER
USB3_PCH_RX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

NET_TYPE	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
PCH_SATA_TCOMP	SATA_TCOMP	SATA_TCOMP	PCH_SATAICOMP
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N
USB_BT	USB_80D	USB	USB_BT_P
USB_BT	USB_80D	USB	USB_BT_N
	USB_80D	USB	USB_BT_CONN_P
	USB_80D	USB	USB_BT_CONN_N
	USB_80D	USB	USB_BT_WAKE_P
	USB_80D	USB	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB	USB_TPAD_P
USB_TPAD	USB_80D	USB	USB_TPAD_N
	USB_80D	USB	USB_TPAD_CONN_P
	USB_80D	USB	USB_TPAD_CONN_N
	USB_80D	USB	USB_TPAD_CLK
	SPI_45S	SPI	TPAD_SPI_MOSI
	SPI_45S	SPI	TPAD_SPI_MISO
	SPI_45S	SPI	TPAD_SPI_CLK
USB_EXTA	USB_80D	USB	USB_EXTA_P
USB_EXTA	USB_80D	USB	USB_EXTA_N
UART_45S	UART_45S	UART	SMC_DEBUGPRT_TX_L
UART_45S	UART_45S	UART	SMC_DEBUGPRT_RX_L
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_P
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_N
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_F_P
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_F_N
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_P
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_N
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_P
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_N
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_F_P
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_F_N
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_F_N
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	USB3_EXTA_R2D_C_P
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_R2D_C_N
USB_EXTB	USB_80D	USB	USB_EXTB_P
USB_EXTB	USB_80D	USB	USB_EXTB_N
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_P
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_N
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_P
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_N
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_P
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_N
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_C_P
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_C_N
USB3_SD_RX	USB_80D	USB3_PCH_RX	NC_USB3RPCIE_SD_D2RP
USB3_SD_RX	USB_80D	USB3_PCH_RX	NC_USB3RPCIE_SD_D2RN
USB3_SD_RX	USB_80D	USB3_PCH_RX	NC_USB3RPCIE_SD_R2D_C_P
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_R2D_P
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_R2D_N
PCH_USB_RBIAS	PCH_USB_RBIAS	PCH_USB_RBIAS	14
PCH_DIFFCLK_UNUSED	CLK_PCIE_R0D	CLK_PCIE	PCIE_CLK100M_PCH_P
PCH_DIFFCLK_UNUSED	CLK_PCIE_R0D	CLK_PCIE	PCIE_CLK100M_PCH_N
PCH_DIFFCLK_UNUSED	CLK_PCIE_R0D	CLK_PCIE	PCIE_CLK96M_DOT_P
PCH_DIFFCLK_UNUSED	CLK_PCIE_R0D	CLK_PCIE	PCIE_CLK96M_DOT_N

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP, BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2OTHERHS	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2OTHER	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	*_TX	*	DP_2OTHERHS

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	*_RX	*	DP_2OTHERHS

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	*	*	DP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
LPC_AD	LPC_AD<3..0>	LPC	14 35 44 62

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA20THERMEM	*	=8x_DIELECTRIC	?
MEM_DQS20WNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_20THERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_20THER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS20WNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS20WNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS20WNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS20WNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS20WNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS20WNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS20WNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS20WNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS20WNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS20WNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS20WNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS20WNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS20WNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS20WNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS20WNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS20WNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CMD2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_20THERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL_SPACING
MEM_A_CLK0	MEM_70D	MEM_CLK
MEM_A_CLK0	MEM_70D	MEM_CLK
MEM_A_CLK1	MEM_70D	MEM_CLK
MEM_A_CLK1	MEM_70D	MEM_CLK
MEM_A_CTRL	MEM_40S	MEM_CTRL
MEM_A_CTRL	MEM_40S	MEM_CTRL
MEM_A_CKE0	MEM_40S	MEM_CMD
MEM_A_CKE0	MEM_40S	MEM_CMD
MEM_A_CKE1	MEM_40S	MEM_CMD
MEM_A_CKE1	MEM_40S	MEM_CMD
MEM_A_CMD0	MEM_40S	MEM_CMD
MEM_A_CMD0	MEM_40S	MEM_CMD
MEM_A_CMD1	MEM_40S	MEM_CMD
MEM_A_CMD1	MEM_40S	MEM_CMD
MEM_A_DQ_BYT0	MEM_40S	MEM_DATA_0
MEM_A_DQ_BYT1	MEM_40S	MEM_DATA_1
MEM_A_DQ_BYT2	MEM_40S	MEM_DATA_2
MEM_A_DQ_BYT3	MEM_40S	MEM_DATA_3
MEM_A_DQ_BYT4	MEM_40S	MEM_DATA_4
MEM_A_DQ_BYT5	MEM_40S	MEM_DATA_5
MEM_A_DQ_BYT6	MEM_40S	MEM_DATA_6
MEM_A_DQ_BYT7	MEM_40S	MEM_DATA_7
MEM_A_DQS0	MEM_70D	MEM_DQS_0
MEM_A_DQS0	MEM_70D	MEM_DQS_0
MEM_A_DQS1	MEM_70D	MEM_DQS_1
MEM_A_DQS1	MEM_70D	MEM_DQS_1
MEM_A_DQS2	MEM_70D	MEM_DQS_2
MEM_A_DQS2	MEM_70D	MEM_DQS_2
MEM_A_DQS3	MEM_70D	MEM_DQS_3
MEM_A_DQS3	MEM_70D	MEM_DQS_3
MEM_A_DQS4	MEM_70D	MEM_DQS_4
MEM_A_DQS4	MEM_70D	MEM_DQS_4
MEM_A_DQS5	MEM_70D	MEM_DQS_5
MEM_A_DQS5	MEM_70D	MEM_DQS_5
MEM_A_DQS6	MEM_70D	MEM_DQS_6
MEM_A_DQS6	MEM_70D	MEM_DQS_6
MEM_A_DQS7	MEM_70D	MEM_DQS_7
MEM_A_DQS7	MEM_70D	MEM_DQS_7
MEM_B_CLK0	MEM_70D	MEM_CLK
MEM_B_CLK0	MEM_70D	MEM_CLK
MEM_B_CLK1	MEM_70D	MEM_CLK
MEM_B_CLK1	MEM_70D	MEM_CLK
MEM_B_CTRL	MEM_40S	MEM_CTRL
MEM_B_CTRL	MEM_40S	MEM_CTRL
MEM_B_CKE0	MEM_40S	MEM_CMD
MEM_B_CKE0	MEM_40S	MEM_CMD
MEM_B_CMD0	MEM_40S	MEM_CMD
MEM_B_CMD0	MEM_40S	MEM_CMD
MEM_B_DQ_BYT0	MEM_40S	MEM_B_DATA_0
MEM_B_DQ_BYT1	MEM_40S	MEM_B_DATA_1
MEM_B_DQ_BYT2	MEM_40S	MEM_B_DATA_2
MEM_B_DQ_BYT3	MEM_40S	MEM_B_DATA_3
MEM_B_DQ_BYT4	MEM_40S	MEM_B_DATA_4
MEM_B_DQ_BYT5	MEM_40S	MEM_B_DATA_5
MEM_B_DQ_BYT6	MEM_40S	MEM_B_DATA_6
MEM_B_DQ_BYT7	MEM_40S	MEM_B_DATA_7
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6
MEM_B_DQS7</		

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_20THERHS	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_20THERHS	TBTDP_20THER	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_20THERHS	TBTDP_20THER	TBTDP_RX2TX	=4x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_20THERHS	TBTDP_20THER	TBTDP_RX2RX	=4x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_20THERHS	TBTDP_20THER	TBTDP_20THERHS	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_20THER	TBTDP_20THER	TBTDP_20THER	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
TRT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C_P<1..0>
TRT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C_N<1..0>
TRT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_P<1..0>
TRT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_N<1..0>
DP_TBTPA_ML1	DP_80D	DP_TX	DP_TBTPA_ML_C_P<1>
DP_TBTPA_ML1	DP_80D	DP_TX	DP_TBTPA_ML_C_N<1>
DP_TBTPA_ML3	DP_80D	DP_TX	DP_TBTPA_ML_C_P<3>
DP_TBTPA_ML3	DP_80D	DP_TX	DP_TBTPA_ML_C_N<3>
DP_80D	DP_80D	DP_TX	DP_TBTPA_ML_P<3..1:2>
DP_80D	DP_80D	DP_TX	DP_TBTPA_ML_N<3..1:2>
DP_80D	DP_80D	DP_TX	DP_A_LSX_ML_P<1>
DP_80D	DP_80D	DP_TX	DP_A_LSX_ML_N<1>
TBTDP_80D	TBTDP_RX	TBT_A_D2R_C_P<1..0>	
TBTDP_80D	TBTDP_RX	TBT_A_D2R_C_N<1..0>	
TRT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<1>
TRT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<1>
TRT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<0>
TRT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<0>
TRT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_P
TRT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_N
DP_80D	DP_80D	DP_AUX	DP_TBTPA_AUXCH_P
DP_80D	DP_80D	DP_AUX	DP_TBTPA_AUXCH_N
DP_80D	DP_80D	DP_AUX	DP_A_AUXCH_DDC_P
DP_80D	DP_80D	DP_AUX	DP_A_AUXCH_DDC_N
TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_P	
TBTDP_80D	TBTDP_RX	TBT_A_D2R1_AUXDDC_N	
TRT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C_P<1..0>
TRT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_C_N<1..0>
TRT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_P<1..0>
TRT_B_R2D	TBTDP_80D	TBTDP_TX	TBT_B_R2D_N<1..0>
DP_TBTPB_ML	DP_80D	DP_TX	NC_DP_TBTPB_ML_C_P<3..1:2>
DP_TBTPB_ML	DP_80D	DP_TX	NC_DP_TBTPB_ML_C_N<3..1:2>
DP_80D	DP_80D	DP_TX	DP_TBTPB_ML_P<3..1:2>
DP_80D	DP_80D	DP_TX	DP_TBTPB_ML_N<3..1:2>
DP_80D	DP_80D	DP_TX	DP_B_LSX_ML_P<1>
DP_80D	DP_80D	DP_TX	DP_B_LSX_ML_N<1>
TBTDP_80D	TBTDP_RX	TBT_B_D2R_C_P<1..0>	
TBTDP_80D	TBTDP_RX	TBT_B_D2R_C_N<1..0>	
TRT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_P<1..0>
TRT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_N<1..0>
TRT_B_AUXCH	DP_80D	DP_AUX	NC_DP_TBTPB_AUXCH_C_P
TRT_B_AUXCH	DP_80D	DP_AUX	NC_DP_TBTPB_AUXCH_C_N
DP_80D	DP_80D	DP_AUX	DP_TBTPB_AUXCH_P
DP_80D	DP_80D	DP_AUX	DP_TBTPB_AUXCH_N
DP_80D	DP_80D	DP_AUX	DP_B_AUXCH_DDC_P
DP_80D	DP_80D	DP_AUX	DP_B_AUXCH_DDC_N
TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_P	
TBTDP_80D	TBTDP_RX	TBT_B_D2R1_AUXDDC_N	

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	DP_80D	DP_TX	DP_TBTSRC_ML_C_P<3..0>
	DP_80D	DP_TX	DP_TBTSRC_ML_C_N<3..0>
	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_P
	DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012
 PAGE TITLE Thunderbolt Constraints
 DRAWING NUMBER **<SCH_NUM>** D
 REVISION **<E4LABEL>**
 BRANCH **<BRANCH>**
 PAGE 115 OF 120
 SHEET 69 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
MIPI_20THER	*	=4X_DIELECTRIC	?				
MIPI_2CLK	*	=6X_DIELECTRIC	?				
MIPICLK_20THER	*	=7X_DIELECTRIC	?				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
MIPI_DATA	*	*	MIPI_20THER				
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK				
CLK_MIPI	*	*	MIPICLK_20THER				

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WNDA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK_N
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL	MEM CAM CKE
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL	MEM CAM CS_L
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DOS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DOS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DOS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DOS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA_N
MIPI_85D	MIPI_85D	MIPI_DATA	MIPI DATA_CONN_P
MIPI_85D	MIPI_85D	MIPI_DATA	MIPI DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK_N
MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	MIPI CLK_CONN_P
MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	MIPI CLK_CONN_N
S2_MEM_PWR	S2_MEM_PWR	PP1V35_CAM	
S2_MEM_PWR	S2_MEM_PWR	PP0V675_CAM_VREF	
S2_MEM_PWR	S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	
S2_MEM_PWR	S2_MEM_PWR	PP0V675_MEM_CAM_VREFDO	

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012
 PAGE TITLE Camera Constraints
 DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 116 OF 120
 SHEET 70 OF 73

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB

SMBUS_SMC_0_S0_SCL	35 38 58
SMBUS_SMC_0_S0_SDA	35 38 58
SMBUS_SMC_1_S0_SCL	14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	35 38 59 63
SMBUS_SMC_2_S3_SDA	35 38 59 63
SMBUS_SMC_3_SCL	34 35 38 42 62
SMBUS_SMC_3_SDA	34 35 38 42 62
SMBUS_SMC_5_G3_SCL	35 38 46 48 62
SMBUS_SMC_5_G3_SDA	35 38 46 48 62

SMBus Charger Net Properties

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
SENSE_DIFFPAIR	2TO1_DIFFPAIR	

CHGR_CSI_P	48
CHGR_CSI_N	48
CHGR_CSI_R_P	48
CHGR_CSI_R_N	48
CHGR_CSO_P	48
CHGR_CSO_N	48
CHGR_CSO_R_P	41 48
CHGR_CSO_R_N	41 48

D

D

C

C

B

B

A

A

SYNC_MASTER=CHINMAY_J41	SYNC_DATE=09/13/2012
PAGE TITLE	
SMC Constraints	
DRAWING NUMBER	SIZE
<SCH_NUM> D	
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH	<BRANCH>
PAGE	117 OF 120
SHEET	71 OF 73

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE_1TO1_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
SENSE_1TO1_P2MM	*	=1TO1_DIFFPAIR	0.200 MM	0.100 MM	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
THERM_1TO1_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
SPKR_DIFFPAIR	*	=1TO1_DIFFPAIR	0.300 MM	0.100 MM	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

J11/J13 Specific Net Properties

SYNC MASTER=J43 MLB	SYNC DATE=09/13/2012
PAGE TITLE	
Project Specific Constraints	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 118 OF 120	
SHEET 72 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

Change List:

<rdar://component/508389>	J41 HW EE Schematic	Proto 0
<rdar://component/512995>	J41 HW EE Schematic	Pre Proto 1
<rdar://component/508412>	J41 HW EE Schematic	Proto 1
<rdar://component/508413>	J41 HW EE Schematic	EVT
<rdar://component/508414>	J41 HW EE Schematic	DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
 Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591>	MobileMac HW	Task
<rdar://component/497587>	MobileMac HW	Schematic
<rdar://component/497585>	MobileMac HW	New Bugs
<rdar://component/497588>	MobileMac HW	Layout
<rdar://component/497590>	MobileMac HW	Investigation
<rdar://component/497589>	MobileMac HW	Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

