


# Hadley15" Schematics Document

## Haswell ULT

**2013-05-23**  
**REV : SC**

*DY : None Installed*  
*UMA: UMA only installed*  
*OPS: Optimus solution installed.*  
*eDP: Support eDP Panel installed.*  
*LVDS: Support LVDS Panel installed.*

Hadley15 DIS LVDS


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Cover Page</b>			
Size A3	Document Number <b>Hadley 15"</b>		Rev <b>X02</b>
Date: Thursday, May 23, 2013		Sheet 1	of 101

# Hadly15 Block Diagram

Project code : 91.47L01.001


PCB P/N : 12311-SA

Revision : SA



(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Hadley 15"

Rev


X02

Date: Thursday, May 23, 2013



Sheet 3 of 101

SSID = CPU


[24,42,44,46] H\_PROCHOT# <<<>>>  
Layout Note:  
Impedance control:50 ohm




Layout Note:  
Design Guideline:  
SM\_RCOMP keep routing length less than 500 mils.



Layout Note:  
Place close to DIMM



**SSID = CPU**





Hadley15 DIS LVDS



Title			
<b>CPU (DDR)</b>			
Size	Document Number	Rev	
Custom	<b>Hadley 15"</b>	<b>X0</b>	
Date:	Thursday, May 23, 2013	Sheet	5 of 101


SSID = CPU



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (RESERVED)**

Size  
A3


Document Number  
**Hadley 15"**

Rev  
**X02**

Date: Thursday, May 23, 2013





Sheet 6 of 101

**SSID = CPU**



**Layout Note:**

1. Place close to CPU
2. VCC\_SENSE/ VSS\_SENSE  
impedance=50 ohm
3. Lwngth match<25mil



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**CPU (VCC\_CORE)**

Size  
A3

Document Number
-----------------

**Hadley 15"**


X02

Date: Thursday, May 23, 2013

Sheet 7 of 101


SSID = CPU

HDMI






SSID = CPU




- Layout Note:**
- 1. Place close to CPU
  - 2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
  - 3. Lwnngth match<25mil

SSID = CPU



SSID = CPU



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU(Power CAP2)**

Size  
A3

Document Number


**Hadley 15"**

Rev  
**X02**

Date: Thursday, May 23, 2013

Sheet 11 of 101

# SSID = MEMORY



**Layout Note:**  
Place these caps close to VREF\_CA

**Layout Note:**  
Place these caps close to VREF\_DQ

**Layout Note:**  
Place these caps close to VTT1 and VTT2.


**Layout Note:**  
All VREF traces should have width=20mil; spacing=20 mil

**Note:**  
SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30

**Layout Note:**  
Place Close SO-DIMMA.


**Layout Note:**  
Place these Caps near SO-DIMMA.

**SSID = MEMORY**



**Note:**  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34


**Layout Note:**  
Place Close SO-DIMMA.



**Layout Note:**  
Place these Caps near SO-DIMMA.

(Blanking)

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

M1&M3

Size  
A3

Document Number


Rev  
X02

Hadley 15"

Date: Thursday, May 23, 2013

Sheet 14 of 101

SSID = CPU



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title  
**CPU ( EDP SIDE BAND/GPIO/DDI )**

Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Thursday, May 23, 2013 Sheet 15 of 101

PCIE Table



Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN+ Card reader	
5 (4lane)	GPU	
6 (4lane)	N/A	SATA0~3




- Layout Note:
1. PCIE\_RCOMP/ PCIE\_IREF trace width=12~15mil
  2. Isolation Spacing: 12mil
  3. Total trace length<500mil

USB 2.0 Table

Pair	Device
0	USB3.0 Port2
1	USB3.0 port1 (with Power Share)
2	USB3.0 Port3
3	USB3.0 Port4
4	CAMERA
5	WLAN
6	Touch Panel
7	N/A



- Layout Note:
1. USB\_COMP using 50 ohm single-ended impedance
  2. Isolation Spacing :15mil
  3. Total trace length<500mil









**SSID = CPU**

**PCH strap pin:**

On Die DSW VR Enable	
DSWODVREN	Low = Disable * High = Enable (default)



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

**CPU (PM)**

Size  
A3

Document Number
-----------------


**Hadley 15"**

Date: Thursday, May 23, 2013


Sheet 17 of

Rev	
<b>X02</b>	


# SSID = CPU



**SSID = CPU**



**Layout Note:**  
4mil trace at break-out and 3  
12-15mil trace with <0.2 ohms  
and length total <= 500mils.



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### **CPU (RTC/SATA/HDA/JTAG)**

Size  
A

Document Number


**Hadley 15"**

Rev  
**X02**




Date: Thursday, May 23, 2013

Sheet 19 of 101

# SSID = CPU




GPI0[47:44]=[1,1,1,1] for SODIMM configuration



## BIOS strap pin:

BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX(AMD)	0	0
DIS	0	1
UMA	1	0
Optimus(NV)	1	1



## PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Disable (Default) High = Enable

The internal pull-down is disabled after PLTRST# deasserts

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	High = Enable "Top-Block swap" mode (Default) ★ Low = Disable "Top-Block swap" mode




The internal pull-down is disabled after PLTRST# deasserts

TLS Confidentiality	
GPIO15	★ Low = Disable Intel ME Crypto TLS High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.


Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI High = LPC

The internal pull-down is disabled after PLTRST# deasserts



## Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



Hadley15 DIS LVDS




Title		
CPU (GPIO)		
Size A3	Document Number	Rev X02
Hadley 15"		
Date: Thursday, May 23, 2013	Sheet 20	of 101



**SSID = CPU**



SSID = CPU



SSID = CPU



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (VSS)**

Size  
A3

Document Number

**Hadley 15"**


Rev  
**X02**

Date: Thursday, May 23, 2013


Sheet 23 of 101

SSID = KBC


Layout Note:  
Need very close to EC



### AOAC Ambient temperature detect



### EC GPIO47 High Active



PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
X03	100.0K	47.0K	2.24V
A00	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

MODEL_ID_DET(GPI007)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
DOH170/UMA	100.0K	10.0K(64.10075GDL)	3.0V
DOH170/UMA/dP	100.0K	13.7K(64.13735GDL)	2.902V
TD	100.0K	17.8K(64.17835GDL)	2.801V
DOH170/DIS	100.0K	22.1K(64.22135GDL)	2.702V
TD	100.0K	27.0K(64.27035GDL)	2.593V
TD	100.0K	31.4K(64.31435GDL)	2.492V
TD	100.0K	35.4K(64.35435GDL)	2.391V
DOH170/UMA/LVDS	100.0K	43.2K(64.43235GDL)	2.304V
DOH170/DIS/dP	100.0K	49.9K(64.49935GDL)	2.201V
TD	100.0K	57.6K(64.57635GDL)	2.093V
TD	100.0K	64.9K(64.64935GDL)	1.992V
TD	100.0K	73.2K(64.73235GDL)	1.892V
TD	100.0K	82.5K(64.82535GDL)	1.808V
TD	100.0K	91.8K(64.91835GDL)	1.709V
TD	100.0K	107.7K(64.10735GDL)	1.594V
TD	100.0K	130.8K(64.13035GDL)	1.493V
TD	100.0K	154.8K(64.15435GDL)	1.392V
DOH170/DIS/LVDS	100.0K	200.0K(64.20035GDL)	1.090V
TD	100.0K	232.6K(64.2326GDL)	0.994V

Layout Note:  
Need very close to EC

Layout Note:  
Need very close to EC  
C2422 PDG is 47p

Layout Note:  
Connect GND and AGND planes via either  
OR resistor or connect directly.

Hadley 15 DIS LVDS


**DELL** Wistron Corporation  
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsueh,  
Taippei Hsien 221, Taiwan, R.O.C.

File: **KBC NuvoTon NPCE985**  
Size: A2 Document Number: **Hadley 15"** Rev: X02  
Date: Thursday, May 23, 2013 Sheet: 24 of 101




SSID = Flash.ROM

### SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	O	O
72.25647.00A	O	O

### Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

**SSID = RBATT**



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Flash/RTC**Size  
A3

Document Number
-----------------


**Hadley 15"**

Rev  
**X02**


Date: Thursday, May 23, 2013

Sheet 25 of 101






**SSID = Thermal**



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125




## SSID = AUDIO



(Blanking)

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Rev  
**X02**
















Date: Thursday, May 23, 2013

Sheet 28 of 101

**Reserved**



**SSID = LOM**



Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title: **LOM(RTL8411B)**

Size: A3 Document Number: **Hadley 15"** Rev: **X02**

Date: Thursday, May 23, 2013 Sheet: 30 of 101



SSID = LOM

## GIGA LAN TransFormer



Layout:  
Place near RJ45


AFTP3107	1	MDO0+
AFTP3102	1	MDO0-
AFTP3101	1	MDO1+
AFTP3103	1	MDO2+
AFTP3104	1	MDO2-
AFTP3106	1	MDO1-
AFTP3105	1	MDO3+
AFTP3108	1	MDO3-



Hadley15 DIS LVDS

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Hadley 15"**

Date:

Thursday, May 23, 2013

Rev



**X02**

Reserved


Sheet 32 of 101



SSID = SDIO



Reserve EMI Cap, 0107 CLK Cap DY



AFTP3301	1	SP1/SD1
AFTP3302	1	SP2/SD D0/MS D1
AFTP3303	1	SP3/SD CLK/MS D0
AFTP3304	1	SP4/SD CMD/MS D2
AFTP3305	1	SP5/SD D3/MS D3
AFTP3306	1	SP6/SD D2/MS CLK
AFTP3307	1	SP7/SD WP/MS BS

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader CONN

Size

Document Number

Hadley 15"






Rev

X02



Date: Thursday, May 23, 2013

Sheet 33 of 101


**SSID = USB**



SSID = USB



### 0319 modify USB Charger circuit



SB/ (pin 8)	SEL(pin 4)	Feature	pin 1 role (INT or INT/)
0	0	Auto S & C without mouse/keyboard pass through	INT or INT/
0	1	Auto S & C with mouse/keyboard pass through	INT or INT/
1	0	S0 charging with SDP only	INT or INT/
1	1	S0 charging with CDP or SDP only (depending on external device)	INT or INT/
0	M = (1/2)*V <sub>DD</sub>	Test Mode, M = V <sub>DD</sub> /2 = (1/2)*V <sub>DD</sub>	


### USB Power SW (U3504)

Vendor	Vendor P/N	Wistron P/N	Priority
Silergy	SY6288DCAC	74.06288.A79	1ST
DII (Diodes)	AP2301MPG-13	74.02301.071	2ND
GMT	G547I2P81U	74.00547.F79	3RD

Hadley15 DIS LVDS



Title			Rev
USB Power SW			X02
Size	Document Number		
Hadley 15"			
Date: Thursday, May 23, 2013	Sheet	35	of 101



SSID = Reset.Suspend

**Layout Note:**

Place Close SO-DIMMA.

**SA\_DIMM\_VREFDQ**  
**SODIMM1**

M\_VREF\_CA\_DIMMA

**SB\_DIMM\_VREFDQ**  
**SODIMM2**

M\_VREF\_CA\_DIMMB

0D675V\_VTTREF

Do Not Stuff  
R3704

1D35V\_S3

R3706  
1K8R2F-GP

2R2F-GP  
R3708

R3703  
1K8R2F-GP

R3705  
Do Not Stuff

C3701  
SCD022U16V2JX-GP

+V\_VREF\_PATH3

R3707  
24D9R2F-L-GP

**Close to DIMM**  
**S3 Power Reduction Circuit PM\_DRAM\_PWRGD**

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**S3 Power Reduction**

Size  
A3

Document Number


**Hadley 15"**

Rev  
**X02**

Date: Thursday, May 23, 2013

Sheet 37 of 101

SSID = Reset.Suspend



Hadley15 DIS LVDS




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			DSW	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date:	Thursday, May 23, 2013	Sheet	38	of 101

(Blanking)

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Hadley 15"


Date: Thursday, May 23, 2013

Rev  
X02

Sheet 39 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Hadley 15"**

Rev  
**X02**


Date: Thursday, May 23, 2013

Sheet 40 of 101



(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Hadley 15"**

Date: Thursday, May 23, 2013

Rev  
**X02**

Sheet 41 of 101


```
SSID = PWR.Support
```

0103 Add EC4203

ndde close to EL4202

**Layout Note:**

PSID Layout width > 25mil



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DCIN**

Size  
A3

Document Number
-----------------


**Hadley 15"**

Rev	X02
-----	-----


Date: Thursday, May 23, 2013

Sheet 42 of 101

SSID = PWR.Support



0109 DY PD4301~4303



**Layout Note:**

Place near Battery CONN

SSID = Charger

KBC FOR DT MODE  
CHECK EE PULL HIGH

DIS\_DTM:  
H= cell is plus to GND. (reset charger ic)  
L=normal

Follow customer circuits

CHECK EE

Follow customer circuits

BATTERY MON

Close PR4443

CHECK PM BATTERY TYPE  
CHECK CELL for DT mode


CHECK PM ADAPTER TYPE  
And setting adapter type

(AD\_IA\_HW)




AD\_IA\_HW=

ADAPTER TYPE	AD_IA_HW	AD_IA_HW_2	SETTING
90W	L	L	1.099V
65W	H	L	0.862329V
45W	L	H	0.659648V

CHECK EE  
follow customer circuits.





SSID = PWR.Plane.Regulator\_5v3p3v



Hadley15 DIS LVDS



SSID = CPU.Regulator



		28W	15W
Fsw	PR4604	392K	1M
Fsw	PR4607	75K	150K
OCP	PR4609	150K	75K
IMON	PR4610	680K	422K
Load line	PR4620	2.8K	3K


Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51622 CPUCORE(1/2)		
Size	A3	Document Number	Hadley 15"		
Date:	Thursday, May 23, 2013	Sheet	46	of	101
			Rev X02		


```
SSID = CPU.Regulator
```



28W CPU need stuff PC4743, PC4728, PC4739, PC4724, PC4735, PC4738

		<b>28W</b>	<b>15W</b>
DCR sensing	PR4704	2.21K	2.21K
DCR sensing	PR4706	2.94K	2.94K
DCR sensing	PR4705	60.4K	29.4K

SSID = PWR.Plane.Regulator\_1p05v



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L  
Inductor:CHIP CHOKE 1.0UH ETQP3W1R0WFN / Panasonic/ 6.9mOhm / Isat =13Arms/ 68.1R01D.20H  
O/P cap:CHIP CAP C 22U 6.3V M0805 X5R /78.22610.51L

Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51363 1D05V**

Size A3	Document Number	Rev
	<b>Hadley 15"</b>	<b>X02</b>


Date: Thursday, May 23, 2013 Sheet 48 of 101





(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)TPS51312 1D8V**

Size  
A3

Document Number  
**Hadley 15"**


Rev  
**X02**

Date: Thursday, May 23, 2013

Sheet 50 of 101

SSID = PWR.Plane.Regulator\_1p5v

## TLV70215DBVR for 1D5V\_S0



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RT9198-15PU5R 1D5V**

Size  
A3

Document Number

**Hadley 15"**


Rev

**X02**


Date: Thursday, May 23, 2013

Sheet 51 of 101

# SSID = VIDEO




LVDS / EDP Colay Page 53  
PL Page 53.




Pin	eDP	LVDS	Pin	eDP	LVDS
1	LCDVDD	LCDVDD	16	NC	LVDS_DATA2#
2	LCDVDD	LCDVDD	17	NC	LVDS_DATA2
3	LCDVDD	LCDVDD	18	GND	GND
4	LCDVDD	LCDVDD	19	NC	LVDS_CLK#_R
5	EDP_HP	3D3V_ROM	20	NC	LVDS_CLK_R
6	LCD_TST_C	LCD_TST_C	21	GND	GND
7	EDP_AUX	LVDS_DDC_CLK	22	GND	GND
8	EDP_AUX#	LVDS_DDC_DAT	23	GND	GND
9	GND	GND	24	DBC_EN	DBC_EN
10	EDP_TX0N	LVDS_DATA0#	25	BRIGHTNESS	BRIGHTNESS
11	EDP_TX0P	LVDS_DATA0	26	BLON_OUT	BLON_OUT
12	GND	GND	27	Color_Engine	Color_Engine
13	EDP_TX1N	LVDS_DATA1#	28	NC	NC
14	EDP_TX1P	LVDS_DATA1	29	DCBATOUT_LCD	DCBATOUT_LCD
15	GND	GND	30	DCBATOUT_LCD	DCBATOUT_LCD

## INVERTER POWER




## 0307 modify




## Touch panel


### X02 remove TPNL1




## X02 change CAM1 connector




## Camera Power



## CAMERA



## LCDVDD



Layout Note:  
Trace width = 80mil

Layout Note:  
Trace width = 80mil

Hadley 15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.











File	LCD Connector		
Size	Document Number	Rev	X02
Custom	Hadley 15"		
Date:	Thursday, May 23, 2013	Sheet	52 of 101

SSID = VIDEO

### LVDS & EDP Colay

### Layout Note:

Place near U5301



Operation Mode Table

PIN48		PIN47	
		0	1
	0	X	EP Mode
	1	ROM	EEPOM



Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taipei Hsein 221, Taiwan, R.O.C.


File: **LVDS Switch**

Size: Custom Document Number: **Hadley 15"** Rev: X02  
Date: Thursday, May 23, 2013 Sheet 53 of 101



# SSID = VIDEO



ER5401~04 change to 180R



## HDMI CONN



Hadley15 DIS LVDS




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDMI Repeater/Connector		
Size	Document Number	Rev
A3		X02
Date: Thursday, May 23, 2013		
Sheet 54 of 101		

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: Thursday, May 23, 2013

Rev  
**X02**

Sheet 55 of 101

SSID = SATA




Table 1: Tx/Rx EQ & DE Pulse Width Settings

DE1/DE2	CH1/CH2De-Emphasis dB(@6Gbps)
NC (default)	-6
0	0
1	-3

EQ1/EQ2	CH1/CH2Equalization dB (@6Gbps)
NC (default)	0
0	7
1	14


DEW1/DEW2	Device Function→ DE Width for CH1/CH2
0	De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps)
1 (default)	De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only)

Hadley15 DIS LVDS



(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3



Document Number  
**Reserved**  
**Hadley 15"**

Rev  
**X02**

Date: Thursday, May 23, 2013

Sheet 57 of 101

**SSID = Wireless**



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**WLAN/BT**

Size

Document Number
-----------------

**Hadley 15"**

Rev

**X02**


Date: Thursday, May 23, 2013

Sheet 58

101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3


Document Number  
**Hadley 15"**

Rev  
**X02**

Date: Thursday, May 23, 2013Sheet 59 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: Thursday, May 23, 2013


**Reserved**

Rev  
**X02**



Sheet 60 of 101

SSID = User.Interface


### Battery LED1(Amber\_LED) LOW acted from KBC GPIO





### Power & Battery LED2(White\_LED) LOW acted from KBC GPIO





### SATA HDD LED



### PWRBTN CONN



### LED board CONN




Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title: **LED Bar/Power Button**  
Size A3 Document Number: **Hadley 15"** Rev: **X02**  
Date: Thursday, May 23, 2013 Sheet 61 of 101

SSID = KBC

Internal Keyboard Connector





CAP LED Control  
LOW acted from KBC GPIO





SSID = Touch.Pad

Touch Pad Connector



SSID = User.Interface




Hadley15 DIS LVDS



Title				
<b><i>IO Board Connector</i></b>				
Size	Document Number			Rev
A3	<b><i>Hadley 15"</i></b>			<b><i>X02</i></b>
Date: Thursday, May 23, 2013		Sheet	63	of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
**Hadley 15"**

Date: Thursday, May 23, 2013

Rev  
**X02**

Sheet 64 of 101



## A

[illegible]

Sheet 65 of 101


(Blanking)

Hadley15 DIS LVDS

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size A4	Document Number <b>Hadley 15"</b>		Rev <b>X02</b>
Date: Thursday, May 23, 2013		Sheet 66 of	101

```
SSID = User.Interface
```

## Free Fall Sensor




**Note:**

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.


**Note:**

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A3

Document Number

**Hadley 15"**

Date: 

Thursday, May 23, 2013

Rev

**X02**

Sheet


68

 of 

101

(Blanking)

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**


Rev  
**X02**

Date: Thursday, May 23, 2013

Sheet 69 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: Thursday, May 23, 2013


**Reserved**

Rev  
**X02**

Sheet 70 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: Thursday, May 23, 2013


**Reserved**

Rev  
**X02**

Sheet 71 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


***Reserved***


Size A3	Document Number <i><b>Hadley 15"</b></i>	Rev <b>X02</b>
------------	---	-------------------

Date: Thursday, May 23, 2013	Sheet 72 of 101
------------------------------	-----------------







SSID = VIDEO




Hadley15 DIS LVDS		 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>GPU PCIE/STRAPPING(1/5)</b> <b>Hadley 15"</b>	
Size	Document Number	Rev	
Custom			<b>X02</b>
Date:	Thursday, May 23, 2013	Sheet	73 of 101




**SSID = VIDEO**



SSID = VIDEO



SSID = VIDEO



NV request to need to be kept


Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111

GPU Product Name	N14P-GT
NV-Internal Chip Part# (used on labels of packaging bag/box materials)	GK107-750
Device ID	0x0FE4
Memory interface	GGDR5
Package	GB4-128


Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed WCK (MHz)	Memory Date Code Minimum	Status
128Mx16 GDDR5	Hynix	0x6	1.35V/ 1.35V	H5GQ2H24FR-T2C	2000	N/A	Production candidate
	Samsung	0x7	1.35V/ 1.35V	K4G20325FD-FC04	2000	1219	Post-production candidate

15K PD  
Hynix 35K PD  
Samsung 45K PD  
5K PH  
45K PH  
5K PD  
25K PD  
5K PD  
45K PD

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCL	0	0	1	0
ROM_SI	0	1	1	1
ROM_SO	1	0	0	0
STRAP0	1	0	1	0
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	0	0	0	0
STRAP4	0	1	1	1



**SSID = VIDEO**




Hadley15 DIS LVDS



Title			
<b>GPU POWER(4/5)</b>			
Size	Document Number	Rev	
Custom	<b>Hadley 15"</b>	<b>X02</b>	
Date:	Thursday, May 23, 2013	Sheet 77 of	101

SSID = VIDEO


### Frame Buffer Partition A-Lower Half



FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low


### Mirrored(MF=1)




Hadley15 DIS LVDS



**SSID = VIDEO**







### Frame Buffer Partition A-Upper Half



### FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




Hadley15 DIS LVDS




Title			
<b>GPU-VRAM3,4 (2/4)</b>			
Size Custom	Document Number		Rev
	<b>Hadley 15"</b>		<b>X02</b>
Date:	Thursday, May 23, 2013	Sheet 79 of	101

SSID = VIDEO







### Frame Buffer Partition B-Lower Half





#### FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




### Mirrored(MF=1)






**SSID = VIDEO**




Normal(MF=0)








### FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



**Mirrored(MF=1)**



Hadley15 DIS LVDS




Title			
<b>GPU-VRAM7,8 (4/4)</b>			
Size Custom	Document Number		Rev
	<b>Hadley 15"</b>		<b>X02</b>
Date:	Thursday, May 23, 2013	Sheet 81 of	101





(Blanking)

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**


Rev  
**X02**

Date: Thursday, May 23, 2013

Sheet 84 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"


Rev

X02




Date: Thursday, May 23, 2013

Sheet 85 of 101


SSID = User.Interface



0116 Add RF CAP




0117 Add EMC CAP



Hadley15 DIS LVDS

(Blanking)

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev


X02

Date: Thursday, May 23, 2013

Sheet 87 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: Thursday, May 23, 2013


Rev  
**X02**

Sheet 88 of 101



(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Hadley 15"**


Date: Thursday, May 23, 2013

Rev  
**X02**

Sheet 89 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Hadley 15"**

Rev  
**X02**


Date: Thursday, May 23, 2013

Sheet 90 of 101

(Blanking)

www.chinafix.com

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Hadley 15"

Date: Thursday, May 23, 2013


Rev  
X02

Sheet 91 of 101

(Blanking)

www.chinafix.com

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Hadley 15"


Date: Thursday, May 23, 2013

Rev  
X02

Sheet 92 of 101

(Blanking)

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Date: Thursday, May 23, 2013


Rev

X02

Sheet 93 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number

Date: Thursday, May 23, 2013


**Reserved**  
**Hadley 15"**

Rev  
X02

Sheet 94 of 101

(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

Document Number

Rev






**Hadley 15"**  
**X02**

Date: Thursday, May 23, 2013

Sheet 95 of 101

SSID = XDP

### CPU XDP



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU XDP**

Size  
A3

Document Number

**Hadley 15"**


Rev  
**X02**

Date: Thursday, May 23, 2013

Sheet 96 of 101







Hadley15 DIS LVDS




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Change History</b>		
Size	Document Number	Rev
	<b>Hadley 15"</b>	<b>X02</b>
Date:	Thursday, May 23, 2013	Sheet 98 of 101

Intel-Power Up Sequence


(AC mode)

Red printings:KBC GPIO involved




(DC mode)

Red printings:KBC GPIO involved




# Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM




Hadley15 DIS LVDS

## PCH SMBus Block Diagram



## KBC SMBus Block Diagram



Hadley15 DIS LVDS