

Hadley15" Schematics Document

Haswell ULT

2013-06-21
REV : A00

DY : None Installed
UMA: UMA only installed
OPS: Optimus solution installed.
eDP: Support eDP Panel installed.
LVDS: Support LVDS Panel installed.

<Core Design>


DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A3	Document Number Hadley 15"		Rev X02
Date: Friday, June 21, 2013	Sheet 1	of 1	101

Hadly15 Block Diagram

Project code : 91.47L01.001


PCB P/N : 12311-1

Revision : A00



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Hadley 15"

Date: Friday, June 21, 2013

Rev

X02


Sheet

3



 of

101


[24,42,44,46] H_PROCHOT# <<<>>>
Layout Note:
Impedance control:50 ohm




Layout Note:
Design Guideline:
SM_RCOMP keep routing length less than 500 mils.



Layout Note:
Place close to DIMM





SSID = CPU



Title			
CPU (DDR)			
Size	Document Number	Rev	
Custom	Hadley 15"	X02	
Date:	Friday, June 21, 2013	Sheet	5 of 101

SSID = CPU




PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT






<Core Design>

SSID = CPU




Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwngh match<25mil



A00 0619



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC CORE)

Size	A3
------	----

Document Number

Hadley 15"


Rev
X02

Date: Friday, June 21, 2013


Sheet 7 of 101

SSID = CPU


HDMI




SSID = CPU



SSID = CPU



SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(Power CAP2)

Size

Document Number

Hadley 15"


Rev

X02

Date: Friday, June 21, 2013

Sheet 11 of 101

SSID = MEMORY



Layout Note:
Place these caps close to VREF_CA

Layout Note:
Place these caps close to VREF_DQ

Layout Note:
Place these caps close to VTT1 and VTT2.


Layout Note:
All VREF traces should have width=20mil; spacing=20 mil

Note:
SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

Layout Note:
Place Close SO-DIMMA.

Layout Note:
Place these Caps near SO-DIMMA.

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34


Layout Note:
Place Close SO-DIMMA.

[5] DDR_WR_VREF02 >>>

Layout Note:
Place these Caps near SO-DIMMA.

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

M1&M3

Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 14 of 101
-----------------------------	-----------------


SSID = CPU



SSID = CPU

PCIE Table

Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN+ Card reader	
5(4lane)	GPU	
6(4lane)	N/A	SATA0~3




USB 2.0 Table

Pair	Device
0	USB3.0 Port2
1	USB3.0 port1 (with Power Share)
2	USB3.0 Port3
3	USB3.0 Port4
4	CAMERA
5	WLAN
6	Touch Panel
7	N/A

- **Layout Note:**

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCIe/USB)

Size
A

Document Number

Hadley 15"

Rev
X02





Date: Friday, June 21, 2013

Sheet 16 of 101

SSID = CPU

PCH strap pin:

On Die DSW VR Enable	
DSWODVREN	Low = Disable * High = Enable (default)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

CPU (PM)

Size
A:

Document Number


Hadley 15"

Date: Friday, June 21, 2013


Sheet 17 of 101

Rev	X02
-----	-----


SSID = CPU



SSID = CPU



Layout Note:
4mil trace at break-out and 3
12-15mil trace with <0.2 ohms
and length total <= 500mils.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RTC/SATA/HDA/JTAG)

Size
A

Document Number

Hadley 15"




Rev
X02

Date: Friday, June 21, 2013

Sheet 19 of 101



SSID = CPU

GPIO[47:44]=[1,1,1,1] for SODIMM configuration



BIOS strap pin:

BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX(AMD)	0	0
DIS	0	1
UMA	1	0
Optimus(NV)	1	1



PCH strap pin:

NO REBOOT	
HDA_SPKR	<ul style="list-style-type: none"> Low = Disable (Default) High = Enable

The internal pull-down is disabled after PLTRST# deasserts

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	<ul style="list-style-type: none"> High = Enable "Top-Block swap" mode (Default) Low = Disable "Top-Block swap" mode




The internal pull-down is disabled after PLTRST# deasserts

TLS Confidentiality	
GPIO15	<ul style="list-style-type: none"> Low = Disable Intel ME Crypto TLS High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.


Boot BIOS Strap Bit BBS	
Boot BIOS Destination	<ul style="list-style-type: none"> Low = SPI High = LPC

The internal pull-down is disabled after PLTRST# deasserts




Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



SSID = CPU



X02 remove C2103



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page					

CPU (POWER2)

Size	D
Custom	


Size	Document Number
Custom	

Date: Friday, June 21, 2013



Hadley 15"

Rev
K00


SSID = CPU



SSID = CPU




Layout Note:
Need very close to EC




SSID = Flash.ROM

SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	0	0
72.25647.00A	0	0

Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number


Hadley 15"

Rev	X02
-----	------------


Date: Friday, June 21, 2013

Sheet 25 of 101






SSID = Thermal



TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125




SSID = AUDIO



(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 28 of 101
-----------------------------	-----------------





SSID = LOM



[24] PM_LAN_ENABLE >>>



0311 modify power rail




0110 add CAP
need close to chip


Pin12 Pull VCC33 (3D3V_S0)
Supported RTD3

[24] LAN_WAKE# <<<



[18] CLK_PCIE_LAN_REQ# <<<



Close To Pin 13



[17,24,58,65,73] PLT_RST# >>>



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: **LOM(RTL8411B)**

Size: A3 Document Number: **Hadley 15"** Rev: **X02**




Date: Friday, June 21, 2013 Sheet: 30 of 101

SSID = LOM

GIGA LAN Transformer



Layout:
Place near RJ45



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45+Transformer

Size

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 21, 2013

Sheet 31 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved


Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 32 of 101
-----------------------------	-----------------

SSID = SDIO





Reserve EMI Cap, 0107 CLK Cap DY





- | | | |
|----------|---|------------------|
| AFTP3301 | 1 | SP1/SD1 |
| AFTP3302 | 1 | SP2/SD D0/MS D1 |
| AFTP3303 | 1 | SP3/SD CLK/MS D0 |
| AFTP3304 | 1 | SP4/SD CMD/MS D2 |
| AFTP3305 | 1 | SP5/SD D3/MS D3 |
| AFTP3306 | 1 | SP6/SD D2/MS CLK |
| AFTP3307 | 1 | SP7/SD WP/MS BS |


SSID = USB



SSID = USB



0319 modify USB Charger circuit



SB/ (pin 8)	SEL(pin 4)	Feature	pin 1 role (INT or INT/)
0	0	Auto S & C without mouse/keyboard pass through	INT or INT/
0	1	Auto S & C with mouse/keyboard pass through	INT or INT/
1	0	S0 charging with SDP only	INT or INT/
1	1	S0 charging with CDP or SDP only (depending on external device)	INT or INT/
0	M = (1/2)*V _{DD}	Test Mode, M = V _{DD} /2 = (1/2)*V _{DD}	

USB Power SW (U3504)

Vendor	Vendor P/N	Wistron P/N	Priority
Silergy	SY6288DCAC	74.06288.A79	1ST
DII (Diodes)	AP2301MPG-13	74.02301.071	2ND
GMT	G547I2P81U	74.00547.F79	3RD


<Core Design>




Title USB Power SW		
Size	Document Number Hadley 15"	Rev X02
Date: Friday, June 21, 2013	Sheet 35 of 101	

SSID = Reset.Suspend

Power Good



ROSA Run Power



<Core Design>

SSID = Reset.Suspend

Layout Note:


Place Close SO-DIMMA.

SA_DIMM_VREFDQ
SODIMM1

M_VREF_CA_DIMMA

SB_DIMM_VREFDQ
SODIMM2

M_VREF_CA_DIMMB



Close to DIMM
S3 Power Reduction Circuit PM_DRAM_PWRGD

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S3 Power Reduction

Size
A3

Document Number


Hadley 15"

Rev
X02

Date: Friday, June 21, 2013


Sheet 37 of 101

SSID = Reset.Suspend



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 21, 2013	Sheet 39 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 21, 2013

Sheet 40 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 21, 2013

Sheet 41 of 101


```
SSID = PWR.Support
```

0103 Add EC4203

ndde close to EL4202

Layout Note:

PSID Layout width > 25mil



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN

Size
A3

Document Number


Hadley 15"

Rev	Y02
-----	-----


Date: Friday, June 21, 2013

Sheet 42 of 101

SSID = PWR.Support



0109 DY PD4301~4303



Layout Note:

Place near Battery CONN

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 21, 2013

Sheet 43 of 101

SSID = Charger

KBC FOR DT MODE
CHECK EE PULL HIGH

DIS_DTM:
H= cell is plus to GND. (reset charger ic)
L=normal

Follow customer circuits

CHECK EE

Follow customer circuits

PWR_CHG_ACOK:
PWR_CHG_REGEN=6V
V+=6*(PR4404/(PR4410+PR4404))=3.27V

BATTERY MON

CHECK EE
follow customer circuits.

Close PR4443

CHECK PM BATTERY TYPE
CHECK CELL for DT mode

CHECK PM ADAPTER TYPE
And setting adapter type

(AD_IA_HW)

ADAPTER TYPE	AD_IA_HW	AD_IA_HW_2	SETTING
90W	L	L	1.099V
65W	H	L	0.862329V
45W	L	H	0.659648V




Core Design:

DELL Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsin 221, Taiwan, R.O.C.

File: CHARGE(BQ24715)

Rev: X02
Date: Friday, June 21, 2013
Sheet: 44 of 101

```
SSID = PWR.Plane.Regulator_5v3p3v
```




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
3V/5V TPS51225			
Size	Document Number	Rev	
Custom	Hadley 15"	X02	
Date:	Friday, June 21, 2013	Sheet 45 of	101

```
SSID = CPU.Regulator
```



		28W	15W
F5w	PR4604	392K	1M
F5w	PR4607	75K	150K
OCF	PR4609	150k	75K
IMON	PR4610	680K	422K
Load line	PR4620	2.8K	3K

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51622 CPUCORE(1/2)

Size
A

Document Number


Hadley 15"

Rev
X02

Date: Friday, June 21, 2013

Sheet 46 of 101


```
SSID = CPU.Regulator
```



28W CPU need stuff PC4743, PC4728, PC4739, PC4724, PC4735, PC4738

		28W	15W
DCR sensing	PR4704	2.21K	2.21K
DCR sensing	PR4706	2.94K	2.94K
DCR sensing	PR4705	60.4K	29.4K

SSID = PWR.Plane.Regulator_1p05v



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor:CHIP CHOKE 1.0UH ETQP3W1R0WFN / Panasonic/ 6.9mOhm / Isat =13Arms/ 68.1R01D.20H
O/P cap:CHIP CAP C 22U 6.3V M0805 X5R /78.22610.51L

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51363 1D05V**

Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013 Sheet 48 of 101

SSID = PWR.Plane.Regulator 1p35v0p675v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE

PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.10Q
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S: SIR172ADP-T1-GE3 / 8.5mohm/10.5mOhm@4.5Vgs/ 84.00172.A37
L/S: SIR12DP-T1-GE3 / 4.4mohm/6mOhm@4.5Vgs/ 84.SRA12.037

M14 DIS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51216 +1.35V SUS**

Size: A3 Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 21, 2013 Sheet: 49 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)TPS51312 1D8V

Size

A3

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 21, 2013

Sheet 50 of 101

SSID = PWR.Plane.Regulator_1p5v

TLV70215DBVR for 1D5V_S0



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT9198-15PU5R 1D5V

Size
A3

Document Number

Hadley 15"


Rev

X02

Date: Friday, June 21, 2013

Sheet 51 of 101

SSID = VIDEO




LVDS / EDP Colay Page 53
PL Page 53.


EC (BIST MODE)

Pin	eDP	LVDS	Pin	eDP	LVDS
1	LCDVDD	LCDVDD	16	NC	LVDS_DATA2#
2	LCDVDD	LCDVDD	17	NC	LVDS_DATA2
3	LCDVDD	LCDVDD	18	GND	GND
4	LCDVDD	LCDVDD	19	NC	LVDS_CLK#_R
5	EDP_HP	3D3V_ROM	20	NC	LVDS_CLK_R
6	LCD_TST_C	LCD_TST_C	21	GND	GND
7	EDP_AUX	LVDS_DDC_CLK	22	GND	GND
8	EDP_AUX#	LVDS_DDC_DAT	23	GND	GND
9	GND	GND	24	DBC_EN	DBC_EN
10	EDP_TX0N	LVDS_DATA0#	25	BRIGHTNESS	BRIGHTNESS
11	EDP_TX0P	LVDS_DATA0	26	BLON_OUT	BLON_OUT
12	GND	GND	27	Color_Engine	Color_Engine
13	EDP_TX1N	LVDS_DATA1#	28	NC	NC
14	EDP_TX1P	LVDS_DATA1	29	DCBATOUT_LCD	DCBATOUT_LCD
15	GND	GND	30	DCBATOUT_LCD	DCBATOUT_LCD


X02 change CAM1 connector




Camera Power




CAMERA



INVERTER POWER




LCDVDD



Layout Note:
Trace width = 80mil


Touch panel

X02 remove TPNL1



need close to connector

0307 modify



Layout Note:
Trace width = 80mil

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	Document Number	Rev
	LCD Connector	
Size	Custom	X02
Date:	Friday, June 21, 2013	Sheet 52 of 101











SSID = VIDEO

LVDS & EDP Colay

Layout Note:
Place near U5301



Brightness



Operation Mode Table




PIN48		PIN47	
		0	1
	0	X	EP Mode
	1	ROM	EEPOM

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File		Rev	
LVDS Switch		X02	
Size	Document Number		
Custom	Hadley 15"		
Date:	Friday, June 21, 2013	Sheet	53 of 101

SSID = VIDEO



ER5401~04 change to 180R

HDMI CONN



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDMI Repeater/Connector		
Size	Document Number	Rev
A3		X02
Date:	Friday, June 21, 2013	Sheet 54 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 55 of 101
-----------------------------	-----------------

SSID = SATA



Layout Note:

AC coupling Cap;
place near CONN(<100mils)




Table 1: Tx/Rx EQ & DE Pulse Width Settings

DE1/DE2	CH1/CH2De-Emphasis dB(@6Gbps)
NC (default)	-6
0	0
1	-3

EQ1/EQ2	CH1/CH2Equalization dB (@6Gbps)
NC (default)	0
0	7
1	14

DEW1/DEW2	Device Function→ DE Width for CH1/CH2
0	De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps)
1 (default)	De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title HDD		
Size A3	Document Number Hadley 15"	Rev X02
Date: Friday, June 21, 2013	Sheet 56	of 101

(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title

Reserved

Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 21, 2013	Sheet 57 of 101
-----------------------------	-----------------

SSID = Wireless



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WLAN/BT

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 21, 2013

Sheet 58 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 59 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 21, 2013


Sheet 60 of 101

SSID = User.Interface


Battery LED1(Amber_LED) LOW acted from KBC GPIO





Power & Battery LED2(White_LED) LOW acted from KBC GPIO





SATA HDD LED



PWRBTN CONN



LED board CONN



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		LED Bar/Power Button	
Size	Document Number	Rev	
A3		Hadley 15"	
Date:	Friday, June 21, 2013	Sheet	61 of 101

SSID = KBC

Internal Keyboard Connector





CAP LED Control
LOW acted from KBC GPIO






SSID = Touch.Pad

Touch Pad Connector




```
SSID = User.Interface
```



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"


Date: Friday, June 21, 2013

Rev
X02

Sheet 64 of 101

SSID = DEBUG PORT

Debug Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A3

Document Number

Hadley 15"

Rev
X02

Date: Friday, June 21, 2013

Sheet 65 of 101

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	Hadley 15"				X02
Date: Friday, June 21, 2013		Sheet 66		of	101

```
SSID = User.Interface
```

Free Fall Sensor




Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FFS

Size	A3
------	----

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 21, 2013

Sheet 67 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 21, 2013

Sheet 68 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 21, 2013

Sheet 69 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 21, 2013

Sheet 70 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 71 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 21, 2013	Sheet 72 of 101
-----------------------------	-----------------

SSID = VIDEO




SSID = VIDEO




71.0N14P.00U

OPS




71.0N14P.00U

OPS



71.0N14P.00U


OPS




71.0N14P.00U

OPS

SSID = VIDEO




SSID = VIDEO




Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111

GPU Product Name	N14P-GT
NV-Internal Chip Part# (used on labels of packaging bag/box materials)	GK107-750
Device ID	0x0FE4
Memory interface	GDDR5
Package	GB4-128



Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed WCK (MHz)	Memory Date Code Minimum	Status
128Mx16 GDDR5	Hynix	0x6	1.35V/ 1.35V	H5GQ2H42FR-72C	2000	N/A	Production candidate
	Samsung	0x7	1.35V/ 1.35V	K4G320325FD-FC04	2000	1219	Post-production candidate



Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PML_EN_TERM
	0	1	0	1
ROM_SF	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
	1	0	1	1
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
	1	0	1	1
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
	1	1	1	1
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
	0	1	0	1
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
	0	0	0	0
STRAP3	SOR2_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
	0	0	0	1
STRAP4	RESERVED	PCIE_SPEED_CHAN_GE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD033V



SSID = VIDEO




0.1U Under GPU
4.7U NEAR TO GPU
1U NEAR TO GPU

<Core Design>




Title			
GPU POWER(4/5)			
Size	Document Number	Rev	
Custom	Hadley 15"	X02	
Date:	Friday, June 21, 2013	Sheet 77 of	101




SSID = VIDEO




Frame Buffer Patition A-Lower Half




Type	FBVREF%	Voltage	GPU_GPIO1
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Normal(MF=0)



Mirrored(MF=1)




<Core Design>



Title			
GPU-VRAM1,2 (1/4)			
Size Custom	Document Number		Rev
	Hadley 15"		X02
Date	Friday, June 21, 2013	Sheet 78 of	101




SSID = VIDEO

Frame Buffer Partition A-Upper Half





FBVREF Termination



Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.061TV	Low




Normal(MF=0)




Mirrored(MF=1)



SSID = VIDEO







Frame Buffer Partition B-Lower Half




FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




Mirrored(MF=1)




Core Design



SSID = VIDEO




Normal(MF=0)







FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Mirrored(MF=1)



<Core Design>



Title	GPU-VRAM7,8 (4/4)
-------	--------------------------

Size Custom	Document Number Hadley 15"	Rev X02
Date: Friday, June 21, 2013	Sheet 81 of	101

3DS_VGA_S0

PR8263 1 2 10KR2J-3-GP PWR_VGA_CORE_EN

PC8238

PR8265 1 2 10KR2J-3-GP

[15.63] DGPU_PWR_EN >>>

3DS_VGA_CORE_EN

0307 DY PR8263, POP PR8265

0521 change resistor value from 12K ohm to 10K

PSI

3.3V_VGA_50

PR8258
10K R2J-3-GP

PR8257
10K R2J-3-GP


PC8214

PR8259
10K R2J-2-GP

SCD1U10V2KX-4GP

OR0402-PSI-3-GP


PWR_VGA_CORE_PSI



VGA type	Config	Design Current	EDP-peak	OCP	R1/PR8207	R2/PR8211	R3/PR8204	R4/PR8203	R5/PR8201	C/PC8219
N14P-LP	B	25A	35A	38.5A<OCP<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GE	B	27A	40A	44A<OCP<52A	20K	20K	2K	18K	0	2.7nF
N14P-GS	B	38A	60A	66A<OCP<78A	20K	20K	2K	18K	0	2.7nF
N14P-GT	B	45A	75A	82.5A<OCP<97.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV	B	24A	35A	38.5A<OCP<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV2	B	32A	55A	60.5A<OCP<71.5A	20K	20K	2K	18K	0	2.7nF
N14M-GS	B	26A	45A	49.5A<OCP<58.5A	20K	20K	2K	18K	0	2.7nF
N14M-LP	B	22A	35A	38.5A<OCP<45.5A	20K	20K	2K	18K	0	2.7nF
N14M-GL	C	24.33A	35.42A	38.96A<OCP<46.04A	39K	30K	3K	24K	3K	1.8nF
N14M-GE	C	35A	40.89A	44.98A<OCP<53.16A	39K	30K	3K	24K	3K	1.8nF
N14E-GTX	A	95A	125A	137.5A<OCP<162.5A	39K	39K	1.5K	30K	1.5K	1.5nF
N14E-GS	B	65.16A	87.87A	96.66A<OCP<114.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE-B	B	65.37A	98.6A	108.5A<OCP<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE	B	65.37A	98.6A	108.5A<OCP<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GL	B	46.35A	71.83A	79.01A<OCP<93.98A	20K	20K	2K	18K	0	2.7nF

Table 1. PWM-VID Spec and Component Values

PWM-VID Spec		Config A	Config B	Config C
Vmin	V	0.6	0.6	0.65
Vmax	V	1.2	1.2	1.15
Vboot	V	0.875	0.9	0.9
Voltage Step Vstep	mV	6.25	6.25	6.25
Number of Voltage Levels N	level	96	96	20
PWM Frequency F_{PWM}	MHz	1.125	1.125	0.676
PWM Minimum Pulse Width T_{PWH1}	ns	9.26	9.26	74
VDD Transient Time T	us	<100	<100	<100
Component Value				
R1 (1%)	K Ω	39	20	39
R2 (1%)	K Ω	39	20	30
R3 (1%)	K Ω	1.5	2	3
R4 (1%)	K Ω	30	18	24
R5 (1%)	K Ω	1.5	0	3
C	nF	1.5	2.7	1.8




X02

(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 21, 2013	Sheet 84 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"


Rev

X02




Date: Friday, June 21, 2013

Sheet 85 of 101


SSID = User.Interface




0116 Add RF CAP



0528 Add NPTH hole




0117 Add EMC CAP



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02


Date: Friday, June 21, 2013

Sheet 87 of 101

(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"


Date: Friday, June 21, 2013

Rev
X02

Sheet 88 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02


Date: Friday, June 21, 2013

Sheet 89 of 101

(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02


Date: Friday, June 21, 2013

Sheet 90 of 101

(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Date: Friday, June 21, 2013


Rev
X02

Sheet 91 of 101

(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 21, 2013	Sheet 92 of 101
-----------------------------	-----------------

(Blanking)

www.chinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 93 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 21, 2013

Sheet 94 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title





Reserved


Size	Document Number	Rev
	Hadley 15"	X02

Date: Friday, June 21, 2013	Sheet 95 of 101
-----------------------------	-----------------

SSID = XDP

CPU XDP





<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Change History		
Size	Document Number	Rev
	Hadley 15"	X02
Date: Friday, June 21, 2013	Sheet 98 of	101

Intel-Power Up Sequence


(AC mode)

Red printings:KBC GPIO involved




(DC mode)

Red printings:KBC GPIO involved




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM



<Core Design>

PCH SMBus Block Diagram



KBC SMBus Block Diagram

