


# ZBK ZBKA Intel JSL Platform Block Diagram

01




## BOM option


MMC@ : eMMC function  
MMC\_N@ : No eMMC function  
CON\_GS@: Convertible+G Sensor  
CLM@: Clamshell  
MP@: CPU MP  
QS@: CPUQS  
TSI@ : Touch screen I2C  
TSI\_N@ : No Touch screen  
MDB@: B channel  
OCH@: One channel  
SSD@: Solid-state disk  
P\_SSD@ : PCIe Solid-state disk  
S\_SSD@ : SATA Solid-state disk  
DBG@ : for Debug Function  
SP@: Special Part  
LAN@: LAN Power  
LTE@: LTE



Battery Charger ISL9241HRTZ-T P31	+VNN_EXT SYV659LQWC P34	+2.5V_SUS JWS252SOTB#TRPBIP35	+1.8V AOSS32334C P38	+VCCST DMG3414U-7 P12
+3VPCU/+5VPCU RT6256BGQUF P32	+1.05V_EXT SYV659LQWC P34		+1.2V_S5 JWS252SOTB#TRPBIP38	
+3V_S5/+5V_S5 JW7110DFNC P32	+1.2VSUS G5619RZ1U P35	+VCCIN UP9523QKQI P36	+VCCPLL_OC DMG3414U-7 P12	
+3V/+5V JW7110DFNC P32	+VDDQ_VTT G5619RZ1U P35	+VCCIN_AUX RT6543AGQW P37	+VCC1P8A DMG3414U-7 P12	
+VCCIO NB692GD-Z P33	+VDDQ G5619RZ1U P35	+1.8V_S5 JWS213DFND_TRPBIP38	Thermal protection TMP708AIDBVR P34	

Power solution


LED P17  
Daughter Board







(CPU)



**RAM ID**



ID3	ID2	ID1	ID0	Vendor	Vendor PN	Quanta PN
0	0	0	0	KINGSTON 8Gb 2666	DS116GAN9CKRK	AKDSQGSTW00
0	0	0	1	Hynix 8Gb 3200	HSAN8G6NDUR-XNC	AKDSQGSTW30
0	0	1	0	SAMSUNG 8Gb 2666	KA48G16SWC-BCTD	AKDSQGST512
0	0	1	1			

BOARD ID

+V<sub>SS</sub>

	BOARD_ID0	R7848	10K_5%_2	BOARD_ID8_Sm_Typ1
	BOARD_ID0	R7848	10K_5%_2	BOARD_ID0_ID_Sm_Typ2
R2376	MMC810K_5%_2	R2367	MMC_N810K_5%_2	BOARD_ID1/Convertible
R2386	MMC810K_5%_2	R2367	MMC_N810K_5%_2	BOARD_ID1/Convertible
R2390	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2394	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2398	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2402	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2406	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2410	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2414	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2418	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2422	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2426	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2430	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2434	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2438	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2442	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2446	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2450	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2454	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2458	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2462	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2466	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2470	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2474	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2478	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2482	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2486	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2490	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2494	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2498	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2502	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2506	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2510	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2514	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2518	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2522	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2526	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2530	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2534	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2538	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2542	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2546	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2550	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2554	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2558	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2562	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2566	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2570	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2574	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2578	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2582	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2586	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2590	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2594	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2598	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2602	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2606	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2610	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2614	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2618	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2622	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2626	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2630	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2634	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2638	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2642	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2646	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2650	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2654	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2658	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2662	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2666	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2670	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2674	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2678	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2682	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2686	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2690	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2694	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2698	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2702	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2706	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2710	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2714	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2718	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2722	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2726	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2730	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2734	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2738	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2742	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2746	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2750	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2754	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2758	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2762	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2766	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2770	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2774	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2778	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2782	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2786	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2790	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2794	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2798	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2802	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2806	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2810	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2814	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2818	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2822	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2826	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2830	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2834	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2838	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2842	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2846	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2850	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2854	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2858	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2862	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2866	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2870	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2874	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2878	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2882	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2886	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2890	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2894	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2898	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2902	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2906	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2910	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2914	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2918	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2922	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2926	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2930	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2934	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2938	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2942	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2946	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2950	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2954	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2958	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2962	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2966	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2970	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2974	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2978	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2982	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2986	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2990	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2994	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R2998	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3002	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3006	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3010	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3014	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3018	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3022	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3026	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3030	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3034	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3038	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3042	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3046	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3050	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3054	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3058	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3062	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3066	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3070	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3074	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3078	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3082	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3086	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3090	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3094	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3098	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3102	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3106	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3110	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3114	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3118	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3122	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3126	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3130	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3134	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3138	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3142	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3146	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3150	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3154	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3158	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3162	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3166	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3170	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3174	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3178	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3182	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3186	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3190	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3194	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3198	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3202	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3206	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3210	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3214	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3218	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3222	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3226	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3230	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3234	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3238	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3242	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3246	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3250	10K_5%_2	R2361	10K_5%_2	BOARD_ID1
R3254	10K_5%_2	R2361	1	


## (CPU)



## PCH SPI ROM(CLG)

	Vender	Size	P/N	WSN-8 6x5-mm
JSL	Winbond	1.6M	AKE5DF-KN00	W25Q128JWPIQ
	GigaDevice	1.6M	AKE5DZKNQ04	GD25LB128DWIGR
	XMC	1.6M	AKE5DZ-KX00	XM25QU128BWIQ(need P/R)
	MAX	1.6M		

## PCH GLITCH MITIGATION




Quanta Computer Inc.

PROJECT : ZBK\_ZBKA

Size	Document Number	Rev
	JSL+: ESPI, SPI	1A
Date:	Monday, January 04, 2021	Sheet 6 of 39





[2,3,5,9,12,20,21,24,25,26,27,32,33,34,35,37,38]	+3V_S5	
[3,4,5,8,15,17,18,19,20,21,23,24,25,26,32,33,35,36,38]	+3V	
[9,11,12,31,36]	+VCCST	



## (CPU)
















Rail	Voltage	Icc(max)	
VCCIN	0 V(MIN)-2 V(MAX)	35 A	VDC
VCCIN_Aux	1.65 or 1.8 V -Active 1.1 V -Retention OFF -Idle States	24 A	VDC
VDDQ	1.2 V (DDR4)	3.5 A	VDC
VCCPRIM_3P3	3.3 V	0.232 A	
VCCPRIM_1P8	1.8 V	0.089 A	
VCC_VNNEXT_1P05 (Optional)	1.05 V or 0.76 V	0.5 A	
VCC_V1P05EXT_1P05 (Optional)	1.05 V	0.5 A	
VCCIO_EXT	1 V (Type)	5 A	VDC
VCCPLL	1.05 V	0.1 A	
VCCST	1.05 V	0.6 A	
VCC_OUT_FUT_1P05	1.05 V	0.7 A	PCH FV
VCCSTG	1.05 V	0.15 A	PCH FV
VCCSTG_OUT	1.05 V	0.15 A	PCH FV
VCCLODSTO_0P85	0.85 V		
VCCPRIM_1P05	1.05 V		PCH FV
VCCA_CLKLDO_1P8	1.8 V	0.12 A	
VCCDPHY_1P24	1.24 V		
VCCGPPR	1.8 V / 3.3 V	0.000237 A	
VCC1P8A	1.8 V	0.7 A	VDC
VCCRTC	3 V	0.001 A	
VCCPLL_OC	1.1 V / 1.2 V	0.1 A	
VCCSPI	1.8 V / 3.3 V	0.003 A	
VCCSSW_3P3	3.3 V	0.001 A	VDC

(CPU)


10





**Volume Segment  
ICL U42**


[2,3,5,7,9,20,21,24,25,26,27,32,33,34,35,37,38] +3V\_S5  
[5,17,20,26,27,29,30,31,32] +3VPCU  
[16,26,32,35,36,37] +5V\_S5  
[7,9,11,31,36] +VCCST  
[8,9] +VCC1.05\_OUT\_FET  
[2,9,13,14,35] +1.2VSUS  
[9] +VCCPLL\_OC  
[6,9,22,23,25,26,37,38] +1.8V\_S5  
[9] +VCC1P8A



12


**Volume Segment  
VCCST: 0.65A  
≤ 65us full load ready**

VCCST is that it needs to be on whenever VCCIN\_AUX is on.




**C10: turn off VCCPLL\_OC, VCC1P8A**

**Max: 0.1A  
≤ 65us, full load ready**




**Max: 0.7A  
≤ 65us full load ready**



0618 Add relate schematic for power-on timing



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZBK_ZBKA</b>	
Size	Document Number
	<b>DDR4 Memory Down (CH. A)</b>
Date: Monday, January 04, 2021	Sheet 13 of 30

M.B.DQS[3:5] [2:14]  
M.B.DQSP[7:9] [2:14]  
M.B.DQS[7:9] [2:14]


BYTE6\_48-55  
BYTE7\_56-63

BYTE4\_32-39  
BYTE5\_40-47

BYTE2\_16-23  
BYTE3\_24-31


BYTE1\_8-15  
BYTE0\_0-7

14



Place these Caps near Channel A  
1uF/10uF 4pcs on each side of connector

Place these Caps near So-Dimm1.  
1uF/10uF 4pcs on each side of connector  
VREF DQ1 M1 Solution








# USB 3.0 Connector (UB3)

[12,26,32,35,36,37] +5V\_S5

16



(EMC)




**Quanta Computer Inc.**

**PROJECT : ZBK\_ZBKA**


Size	Document Number	Rev
	<b>USB3/Charger</b>	<b>1A</b>
Date:	Monday, January 04, 2021	Sheet 16 of 39

CAP close to different CONN





## (TSN)




(LDS)


## LCD back light

**PCH**

**EC**




## Touch Screen Power for Modern Standby




## LED(UIF)



### Adjust for ME




DIGITAL || ANALOG




## Universal Audio Jack




## Mute(ADO)





## Internal Speaker







## HDMI SMBus Isolation



For ESD  
Layout note: Place close to HDMI Conn



# RTL8111H-CG (LAN)

20

[3,4,5,7,8,15,17,18,19,21,23,24,25,26,32,33,35,36,38]  
[5,12,17,26,27,29,30,31,32]  
[2,3,5,7,9,12,21,24,25,26,27,32,33,34,35,37,38]

+3V  
+3VPCU  
+3V\_SS


For LDO mode support  
RTL8107ESH-CG/RTL8111HSH-CG  
Stuff: La, Ca, Cb

RTL8111HS  
the switching regulator 1.0V output pin (REGOUT)  
must be connected only to DVDD10 and AVDD10

\* Place Cc,Cd,Ce,Cf for RTL8107ESH-CG/RTL8111HSH-CG  
close to each VDD10 pin-- 3, 22, 8, 30

\* Place Cg,Ch for RTL8107ESH-CG/RTL8111HSH-CG  
close to each VDD10 pin-- 22(reserved)


Power trace Layout > 60mil



## Leakage circuit (MPC)


PCIE\_CLKREQ\_LAN# have PU 10K.

S0




\* Place Cj and Ck, close to each VDD33 pin-- 11, 32 for  
RTL8107ESH-CG/RTL8111HSH-CG

\* For surge improvement, place Cm and Cn, close to each  
VDD33 pin-- 11, 32(optional)




For Giga : Ub

H=4




For 10/100 : Ra,Rb  
For GIGA : Ra,Rb,Rc,Rd


RJ45




## LAN Wake Power Control (Control by Bios Menu)



(EMC)





## KEYBOARD (KBC)



(EMC)

MY5	C414	220p/25V_2
MY6	C415	220p/25V_2
MY3	C410	220p/25V_2
MY7	C416	220p/25V_2
MY8	C417	220p/25V_2
MY9	C419	220p/25V_2
MY10	C418	220p/25V_2
MY11	C420	220p/25V_2
MY1	C408	220p/25V_2
MY2	C409	220p/25V_2
MY4	C411	220p/25V_2
MY0	C407	220p/25V_2
MX4	C405	220p/25V_2
MX6	C402	220p/25V_2
MX3	C404	220p/25V_2
MX2	C406	220p/25V_2
MX7	C403	220p/25V_2
MX0	C412	220p/25V_2
MX5	C401	220p/25V_2
MX1	C424	220p/25V_2
MY12	C421	220p/25V_2
MY13	C422	220p/25V_2
MY14	C423	220p/25V_2
MY15	C427	220p/25V_2
MY16	C400	220p/25V_2
MY17	C394	220p/25V_2

## Touch Pad (TPD)




## FAN (THM)

## KB\_BL LED (KBL)

21


TPM NPCT750

(TPM)



Layout Note:  
R1064 close to TPM IC

Check Intel need Level shift?



Vendor PN	Description	Mfr. Part Number
ARZHVAS1000	PROG IC OTHER(32P)NPCT750AABYX(7.2.1.0)	NPCT750AABYX
ARZAURS1000	PROG IC OTHER(32P)NPCT750AADYX(7.2.2.0)	NPCT750AADYX

PBA (PBA@)

(FPD)





Quanta Computer Inc.  
PROJECT : ZBK\_ZBKA




Size	Document Number	TPM	Rev
1A	1	22	39

Date: Monday, January 04, 2021

## G-sensor



## Sensor hub











# USB Board (OTH) D/B Port


[3,4,5,7,8,15,17,18,19,20,21,23,24,25,32,33,35,36,38]  
[5,12,17,20,27,29,30,31,32]  
[17,18,19,32,38]  
[12,16,32,35,36,37]

+3V  
+3VPCU  
+5V  
+5V\_S5


26



## USB2.0 DB (UB2)




(OTH)




## LED(UIF)


## LTE Connector





## Hall sensor + 2nd DMIC DB





## 2nd CCD







test points sequence and pitch.  
(2.54mm with PTH 1.02)




R(K ohm)	OCF (A)
33	1.75
16	3.30

Provider Path Control




TYPE C USB3.0 ESD




# Hole

# PAD


HOLE1  
\*H-C276D236P2




HOLE3  
\*H-TC276IC98BC221D98P2




HOLE4  
\*H-C315D126P2




HOLE5  
\*H-TC276IC98BC221D98P2




PAD1  
\*SPAD-ZBK-1




PAD2  
\*SPAD-ZBK-2




HOLE6  
\*H-TC295BIC236D126P2




HOLE7  
\*H-C295D126P2




HOLE8  
\*H-C256D126P2




HOLE10  
\*H-C315IC165D165P2




PAD3  
\*SPAD-315X197




PAD4  
\*SPAD-138X315




HOLE11  
\*H-C315IC165D165P2




HOLE12  
H-C236D148P2




HOLE13  
\*H-C276IC165D165P2




HOLE15  
\*H-TC236IC98BC197D98P2




PAD5  
\*SPAD-138X315




PAD6  
\*SPAD-315X236




PAD7  
\*SPAD-138X315




PAD8  
\*SPAD-ZBK-3



HOLE14  
\*H-C118D118N




HOLE16  
\*o-zbk-1




## 2D Bar Code


HOLE17  
\*2D-BARCODE-6X6-S




HOLE18  
\*2D-BARCODE-8X8-S





PAD9  
\*SPAD-394X369



PAD10  
\*SPAD-C315P



PAD11  
\*SPAD-RE322X98







Quanta Computer Inc.

PROJECT : ZBK\_ZBKA


Size	Document Number	Rev
	<b>HOLE</b>	1A
Date:	Monday, January 04, 2021	Sheet 28 of 39

ADP = 19V

Type C = 20V/15V/9V/5V  
(USB PD 3.0)

Ideal Diode for Type-C Port

Ideal Diode for Adapter



Quanta Computer Inc.

PROJECT : Z81\_ZAI\_Z8J


30




PVADPTR [29]  
+VIN [17,32,33,35,36,37,38]  
+3VPCU [5,12,17,20,26,27,29,30,32]  
+VCCST [7,8,11,12,38]

# INTERASIL BUCK-BOOST CHARGER

31











LP#	C1	C0	VOUT (V)
0	X	X	0V
1	0	0	0.8V
1	0	1	0.95V
1	1	0	1V
1	1	1	1.05V

 <div> <b>Quanta Computer Inc.</b>  <b>PROJECT : Z8Y</b> </div>		
Size	Document Number <b>+VCCIO (NB692GD-Z)</b>	Rev 1A
Date:	Monday, January 04, 2021	Sheet 33 of 39


+3V\_S5 [2,3,5,7,9,12,20,21,24,25,26,27,32,33,35,37,38]  
 +VNN\_EXT [9]  
 +1.05V\_EXT [9]




**Quanta Computer Inc.**


**PROJECT : Z8Y**


Size Document Number  
**+VNN\_EXT & +1.05V\_EXT (SYV659LQWC)** Rev 1A  
 Date: Monday, January 04, 2021 Sheet 34 of 39



### +2.5VSUS Power Rail For DDR4







**+VCCIN\_AUX**  
**JSL\_4 Core 10W**



**TDC : 4A**  
**ICCMAX : 24A**  
**LL = 0m**  
**VBOOT = 1.8V**




**Quanta Computer Inc.**

**PROJECT :**

Size	Document Number	Rev
	<b>VCCIN_AUX IC (RT6543AGQW)</b>	1A
Date:	Monday, January 04, 2021	Sheet 37 of 39





2020/9/2 Del +1.5V (Not Need to Co-layout Audio Codec ALC255)  
2020/9/4 Change +1.5V to +1.2V\_S5 (for Type-C MUX IC PS8762)



### Thermal protection

- (1) Need fine tune for thermal protect point
- (2) Note placement position TEMP=80C



Quanta Computer Inc.

PROJECT : Z8Y

Size	Document Number	Rev
	<b>+1.8V_S5 &amp; +1.2V_S5 &amp; THM</b>	1A
Date	Monday, January 01, 2021	Sheet 38 of 38

