

# COMPAL CONFIDENTIAL

MODEL NAME : **VAW30**  
PCB NO : **LA-9832P (DA8000XL000)**  
BOM P/N : **4319M931L01**  
GPIO MAP: X.X

## Alpine 14"

**Haswell ULT**

**2013-08-23(Gerber)**

**REV : 1.0**

**@ : Nopop Component**

**1@ : M/B SPI ROM**

**TAA@ : TAA/B SPI ROM**

**CONN@ : Connector Component**

**DIS@ : Discrete Pop Component**

**UMA@ : UMA Pop Component**

**EMI@ : EMI Component**

**ESD@ : ESD Component**

**RF@ : RF Component**

**XDP@ : XDP Component**

**eTP@ : TS eTP Component**

**NeTP@ : TS non - eTP Component**

**76\_U3@ : USB 3.0 Redriver**

**1 @ 2 : Short\_Pad**

**Interleaved Memory**


| MB PCB      |                               |
|-------------|-------------------------------|
| Part Number | Description                   |
| DAXXXXXXXX  | PCB OLD LA-9832P REV1 M/B DIS |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

| Compal Electronics, Inc. |                           |       |         |
|--------------------------|---------------------------|-------|---------|
| Title                    |                           |       |         |
| Cover Sheet              |                           |       |         |
| Size                     | Document Number           | Rev   |         |
|                          | LA-9832P                  | 0.5   |         |
| Date:                    | Thursday, August 15, 2013 | Sheet | 1 of 64 |

[www.vinafix.vn](http://www.vinafix.vn)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Block Diagram

LA-9832P

Rev 0.5

Date: Thursday, June 13, 2013 Sheet 2 of 64

## POWER STATES

| Signal<br>State              | SLP<br>S3# | SLP<br>S4# | SLP<br>S5# | SLP<br>A# | ALWAYS<br>PLANE | M<br>PLANE | SUS<br>PLANE | RUN<br>PLANE | CLOCKS |
|------------------------------|------------|------------|------------|-----------|-----------------|------------|--------------|--------------|--------|
| S0 (Full ON) / M0            | HIGH       | HIGH       | HIGH       | HIGH      | ON              | ON         | ON           | ON           | ON     |
| S3 (Suspend to RAM) / M3     | LOW        | HIGH       | HIGH       | HIGH      | ON              | ON         | ON           | OFF          | OFF    |
| S4 (Suspend to DISK) / M3    | LOW        | LOW        | HIGH       | HIGH      | ON              | ON         | OFF          | OFF          | OFF    |
| S5 (SOFT OFF) / M3           | LOW        | LOW        | LOW        | HIGH      | ON              | ON         | OFF          | OFF          | OFF    |
| S3 (Suspend to RAM) / M-OFF  | LOW        | HIGH       | HIGH       | LOW       | ON              | OFF        | ON           | OFF          | OFF    |
| S4 (Suspend to DISK) / M-OFF | LOW        | LOW        | HIGH       | LOW       | ON              | OFF        | OFF          | OFF          | OFF    |
| S5 (SOFT OFF) / M-OFF        | LOW        | LOW        | LOW        | LOW       | ON              | OFF        | OFF          | OFF          | OFF    |

## PM TABLE

| power<br>plane<br>State | +5V_ALW<br>+3.3V_ALW<br>+3.3V_ALW_PCH<br>+3.3V_RTC_LDO | +3.3V_SUS<br>+1.35V_MEM | +5V_RUN<br>+3.3V_RUN<br>+0.675V_DDR_VTT<br>+1.05V_RUN<br>+VCC_CORE | +3.3V_M<br>+1.05V_M | +3.3V_M<br>+1.05V_M<br>(M-OFF) |
|-------------------------|--|-------------------------|--|---------------------|--------------------------------|
| S0                      | ON   | ON                      | ON   | ON                  | ON                             |
| S3                      | ON   | ON                      | OFF  | ON                  | OFF                            |
| S5 S4/AC                | ON   | OFF                     | OFF  | ON                  | OFF                            |
| S5 S4/AC don't exist    | OFF  | OFF                     | OFF  | OFF                 | OFF                            |

need to update Power Status and  
PM Table

| PCIE   | USB3.0   | SATA   | DESTINATION                    |
|--------|----------|--------|--------------------------------|
|        | USB3.0 1 |        | JUSB1-->MB-->LEFT              |
|        | USB3.0 2 |        | USB3.0-->IOB-->Rear Right      |
| PCIE 1 | USB3.0 3 |        | PCIE1-->MMI PCIE               |
| PCIE 2 | USB3.0 4 |        | USB3.0-->Docking               |
| PCIE 3 |          |        | LOM                            |
| PCIE 4 |          |        | WLAN (WiGi)                    |
| PCIE 5 |          |        | GPU(DIS)/Express card(UMA)     |
| PCIE 6 |          | SATA 3 | WWAN(mSATA)/Express card(PCIE) |
|        |          | SATA 2 | ODD                            |
|        |          | SATA 1 | HDD                            |
|        |          | SATA 0 | DOCK                           |

| USB PORT# | DESTINATION       |
|-----------|-------------------|
| 0         | IO (Right)        |
| 1         | JUSB1(Left)       |
| 2         | USB DB(Rear Left) |
| 3         | DOCK              |
| 4         | Dock              |
| 5         | WebCAM            |
| 6         | Touch Screen      |
| 7         | USB HUB           |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY THAT BELONGS TO DELL OR ITS SUPPLIERS OR CUSTOMERS.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


|       |                         |       |         |
|-------|-------------------------|-------|---------|
| Title | Index and Config.       | Rev   | 0.5     |
| Size  | Document Number         |       |         |
|       | LA-9832P                |       |         |
| Date: | Thursday, June 13, 2013 | Sheet | 3 of 64 |







SMBUS Address [0x9a]




KBC







## DDR interleave routing



PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Rev  
0.5

Sheet 8 of 64






Intel check list has updated correctly

DP HUB <-----

HDMI <-----


|    |              |     |              |     |           |
|----|--------------|-----|--------------|-----|-----------|
| 21 | DDI1_LANE_N0 | <<< | DDI1_LANE_P0 | C54 | DDI1_TXN0 |
| 21 | DDI1_LANE_P0 | <<< | DDI1_LANE_N1 | C55 | DDI1_TXP0 |
| 21 | DDI1_LANE_N1 | <<< | DDI1_LANE_P1 | C58 | DDI1_TXN1 |
| 21 | DDI1_LANE_P1 | <<< | DDI1_LANE_N2 | B55 | DDI1_TXP1 |
| 21 | DDI1_LANE_N2 | <<< | DDI1_LANE_P2 | A55 | DDI1_TXN2 |
| 21 | DDI1_LANE_P2 | <<< | DDI1_LANE_N3 | A57 | DDI1_TXP2 |
| 21 | DDI1_LANE_N3 | <<< | DDI1_LANE_P3 | B57 | DDI1_TXN3 |
| 21 | DDI1_LANE_P3 | <<< | DDI1_LANE_N0 | C54 | DDI1_TXP3 |
| 23 | TMDS_N2      | <<< | TMDS_P2      | C51 | DDI2_TXN0 |
| 23 | TMDS_P2      | <<< | TMDS_N1      | C53 | DDI2_TXP0 |
| 23 | TMDS_N1      | <<< | TMDS_P1      | B54 | DDI2_TXN1 |
| 23 | TMDS_P1      | <<< | TMDS_N0      | C49 | DDI2_TXP1 |
| 23 | TMDS_N0      | <<< | TMDS_P0      | B50 | DDI2_TXN2 |
| 23 | TMDS_P0      | <<< | TMDS_CLK#    | A53 | DDI2_TXP2 |
| 23 | TMDS_CLK#    | <<< | TMDS_CLK     | B53 | DDI2_TXN3 |
| 23 | TMDS_CLK     | <<< | TMDS_P0      | B50 | DDI2_TXP3 |



|     |                 |     |                 |    |
|-----|-----------------|-----|-----------------|----|
| C45 | EDP_CPU_LANE_N0 | >>> | EDP_CPU_LANE_N0 | 20 |
| B46 | EDP_CPU_LANE_P0 | >>> | EDP_CPU_LANE_P0 | 20 |
| A47 | EDP_CPU_LANE_N1 | >>> | EDP_CPU_LANE_N1 | 20 |
| B47 | EDP_CPU_LANE_P1 | >>> | EDP_CPU_LANE_P1 | 20 |
| C47 | EDP_TXN2        | >>> | EDP_TXN2        | 20 |
| C46 | EDP_TXP2        | >>> | EDP_TXP2        | 20 |
| A49 | EDP_TXN3        | >>> | EDP_TXN3        | 20 |
| B49 | EDP_TXP3        | >>> | EDP_TXP3        | 20 |
| A45 | EDP_CPU_AUX#    | >>> | EDP_CPU_AUX#    | 20 |
| B45 | EDP_CPU_AUX     | >>> | EDP_CPU_AUX     | 20 |
| D20 | EDP_COMP        | >>> | EDP_COMP        | 20 |
| A43 | EDP_DISP_UTIL   | >>> | EDP_DISP_UTIL   | 20 |

### COMPENSATION PU FOR eDP

follow intel feedback




CAD Note: Trace width=20 mils, Spacing=25mil, Max length=100 mils.



Intel WW18 Strapping option

Intel WW18 Strapping option

|       |             |     |             |    |
|-------|-------------|-----|-------------|----|
| 20    | EDP_BIA_PWM | <<< | EDP_BIA_PWM | B8 |
| 20    | PANEL_BKLEN | <<< | PANEL_BKLEN | A9 |
| 20,37 | ENVDD_PCH   | <<< | ENVDD_PCH   | C6 |



|     |                 |     |                 |    |
|-----|-----------------|-----|-----------------|----|
| B9  | CPU_DPB_CTRLCLK | >>> | CPU_DPB_CTRLCLK | 21 |
| C9  | CPU_DPB_CTRLDAT | >>> | CPU_DPB_CTRLDAT | 21 |
| D9  | TMDS_DDC_SCL    | >>> | TMDS_DDC_SCL    | 23 |
| D11 | TMDS_DDC_SDA    | >>> | TMDS_DDC_SDA    | 23 |
| C5  | CPU_DPB_AUX#    | >>> | CPU_DPB_AUX#    | 21 |
| B6  | CPU_DPC_AUX#    | >>> | CPU_DPC_AUX#    | 21 |
| B5  | CPU_DPB_AUX     | >>> | CPU_DPB_AUX     | 21 |
| A6  | CPU_DPC_AUX     | >>> | CPU_DPC_AUX     | 21 |
| C8  | DPB_HPD         | >>> | DPB_HPD         | 21 |
| A6  | TMDS_HPD        | >>> | TMDS_HPD        | 23 |
| D6  | EDP_CPU_HPD     | >>> | EDP_CPU_HPD     | 20 |



reference PDG 0.9

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



|       |                         |       |          |
|-------|-------------------------|-------|----------|
| Title | MCP(5/12) DDI,EDP,GPIO  | Rev   | 0.5      |
| Size  | Document Number         |       |          |
| Date  | Thursday, June 13, 2013 | Sheet | 10 of 64 |

PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET OF DRAWING OR INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vinidix.vn

42 PEG\_GTX\_C\_HRX\_N0\_3] >> PEG\_GTX\_C\_HRX\_N0\_3]  
42 PEG\_GTX\_C\_HRX\_P0\_3] >> PEG\_GTX\_C\_HRX\_P0\_3]  
42 PEG\_HTX\_C\_GRX\_N0\_3] >> PEG\_HTX\_C\_GRX\_N0\_3]  
42 PEG\_HTX\_C\_GRX\_P0\_3] >> PEG\_HTX\_C\_GRX\_P0\_3]

32 PEG\_GTX\_C\_HRX\_N0\_M] >> PEG\_GTX\_C\_HRX\_N0\_M] R101 1 UMA@ 2 0 0402 5%-D PEG\_GTX\_C\_HRX\_N0\_R]  
32 PEG\_GTX\_C\_HRX\_P0\_M] >> PEG\_GTX\_C\_HRX\_P0\_M] R100 1 UMA@ 2 0 0402 5%-D PEG\_GTX\_C\_HRX\_P0\_R]  
32 PEG\_HTX\_GRX\_N0\_M] >> PEG\_HTX\_GRX\_N0\_M] R102 1 UMA@ 2 0 0402 5%-D PEG\_HTX\_GRX\_N0]  
32 PEG\_HTX\_GRX\_P0\_M] >> PEG\_HTX\_GRX\_P0\_M] R104 1 UMA@ 2 0 0402 5%-D PEG\_HTX\_GRX\_P0]



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



|       |                         |                    |         |
|-------|-------------------------|--------------------|---------|
| Title |                         | MCP(6/12) PCIE,USB |         |
| Size  | Document Number         | LA-9832P           | Rev 0.5 |
| Date: | Thursday, June 13, 2013 | Sheet 11           | of 64   |

PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT

www.Vitalix.vn




## CFG STRAPS for CPU









### EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED

|      |   |
|------|---|
| CFG0 | 1:(Default) Normal Operation; No stall<br>0:Lane Reversed |
|------|---|



## PCH/PCH LESS MODE SELECTION

|      |   |
|------|---|
| CFG1 | 1:(Default) Normal Operation<br>0:Lane Reversed |
|------|---|



| SAFE MODE BOOT |   |
|----------------|---|
| CFG10          | 1: POWER FEATURES ACTIVATED DURING RESET                      |
|                | 0: POWER FEATURES (ESPECIALLY CLOCK GATING) ARE NOT ACTIVATED |

|  |   |
|--|---|
| <b>NO SVID PROTOCOL CAPABLE VR CONNECTED</b> |   |
| <b>CFG9</b>                                  | <b>1: VRS support SVID protocol are present</b><br><b>0:No VR support SVID is present</b><br><b>The chip will not generate(OR Respond to) SVID activity</b> |

| ALLOW THE USE OF NOA ON LOCKED UNITS |  |
|--------------------------------------|--|
| CFG8                                 | <p>1: Enable(Default): Noa will be disable in locked units and enable in un-locked units</p> <p>0: Enable Noa will be available peggardless of the locking of the unit</p> |


| Display Port Presence Strap |   |
|-----------------------------|---|
| CFG4                        | <p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p> |

DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**


|                            |                         |  |                |
|----------------------------|-------------------------|--|----------------|
| Title                      |                         |  |                |
| <b>MCP(8/12) CFG, RSVD</b> |                         |  |                |
| Size                       | Document Number         |  | Rev            |
|                            | <b>LA-9832P</b>         |  | <b>0.5</b>     |
| Date:                      | Thursday, June 13, 2013 |  | Sheet 13 of 64 |

PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET OF THE INFORMATION OR IT COPIES SHALL BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT



### Package Daisy Chain:

1. B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
2. A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
3. AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
4. AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1



PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

|       |                         |         |          |
|-------|-------------------------|---------|----------|
| Title | MCP(9/12) TP,RSVD       |         |          |
| Size  | Document Number         | Rev 0.5 |          |
| Date: | Thursday, June 13, 2013 | Sheet   | 14 of 64 |

www.vinallix.vn


















Table 6-3. Pre-Si I<sub>cc</sub> max Estimates

| Voltage Rail  | Voltage (V) | S0 I <sub>cc</sub> max (A) <sup>1</sup> | Sx I <sub>cc</sub> max (A) <sup>2</sup> | Deep Sx I <sub>cc</sub> max (A) <sup>3</sup> | G3             |
|---|-------------|---|---|--|----------------|
| VCC1_05 (Internal Suspend VR mode using INTVRMEN)   | 1.05        | 1.741                                   | 0                                       | 0  | 0              |
| VCC1_05 (External Suspend VR mode using INTVRMEN)   | 1.05        | 1.632                                   | 0                                       | 0  | 0              |
| VCCAPLL   | 1.05        | 0.057                                   | 0                                       | 0  | 0              |
| VCCSATA3PLL   | 1.05        | 0.042                                   | 0                                       | 0  | 0              |
| VCCUSB3PLL  | 1.05        | 0.041                                   | 0                                       | 0  | 0              |
| VCCACLKPLL  | 1.05        | 0.031                                   | 0                                       | 0  | 0              |
| VCCCLK  | 1.05        | 0.200                                   | 0                                       | 0  | 0              |
| VCCHSIO   | 1.05        | 1.838                                   | 0                                       | 0  | 0              |
| VCCTS1_5  | 1.5         | 0.003                                   | 0                                       | 0  | 0              |
| VCC3_3  | 3.3         | 0.041                                   | 0                                       | 0  | 0              |
| VCCSDIO   | 3.3         | 0.017                                   | 0                                       | 0  | 0              |
| VCCASW  | 1.05        | 0.658                                   | 0                                       | 0  | 0              |
| VCCSPI  | 3.3         | 0.018                                   | 0                                       | 0  | 0              |
| VCCDHA  | 3.3         | 0.011                                   | <1 mA                                   | 0  | 0              |
| VCCSUS3_3 (Internal Suspend VR mode using INTVRMEN) | 3.3         | 0.063                                   | 0.024                                   | 0  | 0              |
| VCCSUS3_3 (External Suspend VR mode using INTVRMEN) | 3.3         | 0.062                                   | 0.005                                   | 0  | 0              |
| DcpSus1 <sup>4</sup>                                | 1.05        | 0.109                                   | 0.014                                   | 0  | 0              |
| DcpSus2 <sup>4</sup>                                | 1.05        | 0.025                                   | 0.001                                   | 0  | 0              |
| DcpSus3 <sup>4</sup>                                | 1.05        | 0.010                                   | 0.003                                   | 0  | 0              |
| DcpSus4 <sup>4</sup>                                | 1.05        | 0.001                                   | 0.001                                   | 0  | 0              |
| VCCDSW3_3   | 3.3         | 0.114                                   | 0.004                                   | 0.002  | 0              |
| VCCRTC  | 3.3         | <1 mA                                   | <1 mA                                   | <1 mA  | See notes 1, 2 |



### DeepSleep and Non-DeepSleep config:

| Config | DSx               | Non-DSx           |
|--------|-------------------|-------------------|
| Pop    | RC86, R319, RC267 | RC79, RC82, RC265 |
| Depop  | RC79, RC82, RC265 | RC86, R319, RC267 |

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

MCP(11/12) Power

LA-9832P

Date: Friday, August 30, 2013 Sheet 16 of 64





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

|                |                         |  |                |
|----------------|-------------------------|--|----------------|
| Title          |                         |  |                |
| MCP(12/12) VSS |                         |  |                |
| Size           | Document Number         |  | Rev            |
|                | LA-9832P                |  | 0.5            |
| Date:          | Thursday, June 13, 2013 |  | Sheet 17 of 64 |


PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vitalix.vn

# JDIMM1 H=8mm

2-3A to 1 DIMMs/channel

Reverse Type





All VREF traces should have 10 mil trace width

- 8 DDR\_A\_DQS#0.7] <<>>
- 8 DDR\_A\_D0.63] <<>>
- 8 DDR\_A\_DQS0.7] <<>>
- 8 DDR\_A\_MA0.15] <<>>



**Layout Note:**  
Place near JDIMM1

**Note:**  
Check voltage tolerance of VREF\_DQ at the DIMM socket



CAD NOTE  
PLACE THE CAP NEAR TO DIMM RESET PIN



**Layout Note:**  
Place near JDIMM1.203,204



## DDR3L SODIMM ODT GENERATION



## Interleaved Memory

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



| DDR3L DIMM1 |                         |       |          |
|-------------|-------------------------|-------|----------|
| Size        | Document Number         | Rev   |          |
|             | LA-9832P                | 0.5   |          |
| Date:       | Thursday, June 13, 2013 | Sheet | 18 of 64 |

www.vinalix.vn

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

# JDIMM2 H=4mm 2-3A to 1 DIMMs/channel

Reverse Type


- 8 DDR\_B\_DQS#0[0..7] <<>
- 8 DDR\_B\_DQ0[63] <<>
- 8 DDR\_B\_DQS#0[0..7] <<>
- 8 DDR\_B\_MA[0..15] <<>

All VREF traces should have 10 mil trace width



Layout Note:  
Place near JDIMM2

Note:  
Check voltage tolerance of VREF\_DQ at the DIMM socket

CAD NOTE  
PLACE THE CAP NEAR TO DIMM RESET PIN



Layout Note:  
Place near JDIMM2.203,204



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Interleaved Memory

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


DDRIII DIMM2

LA-9832P

Rev 0.5

Date: Thursday, June 13, 2013 Sheet 19 of 64

www.vinafix.vn



|                  |                   |         |
|------------------|-------------------|---------|
| Pin 47<br>Pin 48 | 0                 | 1       |
| 0                | X                 | EP Mode |
| 1                | Internal ROM only | EEPROM  |





P/N:SP010013I00

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF THE SOFTWARE DEVELOPER. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF THE SOFTWARE DEVELOPER. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET OF ENGINEERING DRAWING IS A VIOLATION OF THE SOFTWARE DEVELOPER'S RIGHTS AND MAY BE SUBJECT TO LEGAL ACTION.




## CRT SW for MB/DOCK

| SEL1/SEL2 | Chanel | Source  |
|-----------|--------|---------|
| 0         | A=B1   | MB      |
| 1         | A=B2   | APR/SPR |




## Touch Screen Connector





|  |            |                    |            |  |                |
|--|------------|--------------------|------------|--|----------------|
| Security Classification  |            | Compal Secret Data |            | <b>Compal Electronics, Inc.</b><br><b>CRT switch/Conn and TS</b> |                |
| Issued Date  | 2011/07/15 | Deciphered Date    | 2012/07/15 | Title  |                |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT OF INFORMATION TECHNOLOGY BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED BY ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number  | Rev 0.5        |
|  |            |                    |            | Date: Thursday, June 13, 2013                                    | Sheet 22 of 64 |



## AUX/DDC SW for DPB to E-DOCK



## AUX/DDC SW for DPC to E-DOCK







DELL CONFIDENTIAL/PROPRIETARY

| Compal Electronics, Inc. |                         |       |          |
|--------------------------|-------------------------|-------|----------|
| Title                    | DP SW DP125             |       |          |
| Size                     | Document Number         | Rev   |          |
|                          | LA-9832P                | 0.5   |          |
| Date:                    | Thursday, June 13, 2013 | Sheet | 24 of 64 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.Vinafix.vn





DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

| HDD CONN |                         |       |          |
|----------|-------------------------|-------|----------|
| Title    | HDD CONN                |       |          |
| Size     | Document Number         | Rev   | 0.5      |
| LA-9832P |                         | Rev   |          |
| Date     | Thursday, June 13, 2013 | Sheet | 25 of 64 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, WITHIN THIS SHEET THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vinalix.vn

## ODD power



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

|       |                         |            |          |
|-------|-------------------------|------------|----------|
| Title |                         | ODD module |          |
| Size  | Document Number         | LA-9832P   |          |
| Date  | Thursday, June 13, 2013 | Sheet      | 26 of 64 |


Rev  
0.5

### PROPRIETARY NOTE:

THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR DISCLOSED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.Vietalix.vn

# Internal Speakers Header





**U25**

**AT97SC3204-XA12-ABF TSSOP 28P**

**Pin Connections:**

| Connector Pin | Package Pin | Signal / Component |
|---------------|-------------|--------------------|
| 1             | 1           | ATEST_1            |
| 2             | 2           | ATEST_2            |
| 3             | 3           | ATEST_3            |
| 4             | 4           | GND_11             |
| 5             | 5           | GND_18             |
| 6             | 6           | GND_25             |
| 7             | 7           | NC_7               |
| 8             | 8           | TESTBI             |
| 9             | 9           | TESTI              |
| 10            | 10          | VCC_0              |
| 11            | 11          | VCC_1              |
| 12            | 12          | VCC_2              |
| 13            | 13          | V_BAT              |
| 14            | 14          | NBQ_13             |
| 15            | 15          | NBQ_14             |
| 16            | 16          | LRESET#            |
| 17            | 17          | SERIRQ             |
| 18            | 18          | CLKRUN#            |
| 19            | 19          | CLK_PCL_TPM_TCM    |
| 20            | 20          | LPC_LFRAME#        |
| 21            | 21          | PCH_PLTRST#_EC     |
| 22            | 22          | IRQ_SERIRQ         |
| 23            | 23          | CLKRUN#            |
| 24            | 24          | CLK_PCL_TPM_TCM    |
| 25            | 25          | LPC_LFRAME#        |
| 26            | 26          | PCH_PLTRST#_EC     |
| 27            | 27          | IRQ_SERIRQ         |
| 28            | 28          | CLKRUN#            |

**Components:**


- C301: 4700P 0402 25V7K-D
- C302: 0.1U 0402 25V6K-D
- C303: 2200P 0402 50V7K-D
- C304: 2200P 0402 50V7K-D

**Other Labels:**


- +3.3V\_RUN
- +3.3V\_RUN\_TPM
- PAD-OPEN1x1m
- R193: 0.0402 5%
- SP\_TPM\_LPC\_EN\_R
- CLK\_PCL\_TPM\_TCM
- LPC\_LFRAME#
- PCH\_PLTRST#\_EC
- IRQ\_SERIRQ
- CLKRUN#

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







## FMC: Mini WWAN/LTE H=8




## uSIM Card Push-Push



## HMC: Mini WLAN/WiFi/BT H=4

### For 80 port Debug

29,31,33,36,37,38,9 PCH\_PLTRST#\_EC  
7 CLK\_PCIE\_LPBDEB



### For 80 port Debug



R238 1 2 0.0402 5% LPC\_LFRAME# LPC\_LFRAME# 29,37,38,7  
R239 1 2 0.0402 5% LPC\_LAD3 LPC\_LAD3 29,37,38,7  
R240 1 2 0.0402 5% LPC\_LAD2 LPC\_LAD2 29,37,38,7  
R236 1 2 0.0402 5% LPC\_LAD1 LPC\_LAD1 29,37,38,7  
R234 1 2 0.0402 5% LPC\_LAD0 LPC\_LAD0 29,37,38,7

### For 80 port Debug

R228 1 2 0.0402 5% HUB\_USB3P\_33 HUB\_USB3P\_33  
R234 1 2 0.0402 5% HUB\_USB3P\_33 HUB\_USB3P\_33  
R234 1 2 0.0402 5% USB\_MCARD1\_DET# USB\_MCARD1\_DET# 12,37

| PWR Rail | Voltage Tolerance | Primary Power |        | Aux Power                                |
|----------|-------------------|---------------|--------|--|
|          |                   | Peak          | Normal | Normal                                   |
| +3.3V    | +/-9%             | 1000          | 750    |  |
| +3.3Vaux | +/-9%             | 330           | 250    | 250 (Wake enable)<br>5 (Not wake enable) |

## LED control circuit



## DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Mini Card/SIM Card

LA-9832P



Date: Thursday, June 13, 2013 Sheet 31 of 64

## EXP/FMC PCIe clock/REQ Switch


## COIN RTC Battery



| B \ S        | EXPRESS_DET |
|--------------|-------------|
| EXPCLK_REQ#  | 0           |
| FMCCCLK_REQ# | 1           |



**UMA@ Co-Layout with PI2DBS6212 PCIE/SATA SW**



|            |                    |
|------------|--------------------|
| <b>SEL</b> | <b>Destination</b> |
| <b>0</b>   | <b>EXP_PCIE</b>    |
| <b>1</b>   | <b>mSATA</b>       |

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF  
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR  
REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF THE  
DEPARTMENT OF COMMERCE, U.S. GOVERNMENT PRINTING OFFICE, 1963 O-561-000.  
MAY BE USED BY OTHERS FOR THE PURPOSES OF RESEARCH AND DEVELOPMENT  
ONLY. IT IS NOT TO BE USED FOR THE PURPOSES OF REPRODUCTION OR  
FOR THE PURPOSES OF REPRODUCTION OR FOR THE PURPOSES OF REPRODUCTION.



**Compal Electronics, Inc.**

**RTC Batt/PCIE\_SATA SW**

**LA-9832P**


Rev  
05

Date: Thursday, June 13, 2013 Sheet 32 of 64







## USB 3.0 Re-driver for IOB




|  |   |
|--|---|
| Pericom (Main)<br>SA00006WV00                            | Parade (2nd)<br>SA00005OR20                               |
| POP:R2638, R2639   | POP:R2628   |
| POP:R2644<br>(SD00000U200)                               | POP:R2644<br>(SD034453180)                                |
| A channel EQ 3db DE -3.5db<br>B channel EQ 3db DE -3.5db | A channel EQ 9.5db DE 3.5db<br>B channel EQ 13db DE 3.5db |



### Co-Layout with PS8713B USB3.0 re-driver



### Ext USB3 Port 1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

USB on MB/Redriver


LA-9832P

Date: Friday, August 30, 2013 Sheet 34 of 64


www.vinafix.vn




## USB BOARD Conn.




## IOB Conn.




## MEDIA BOARD Conn.




## Express/Smart Card Conn.



## POWER BOARD Conn.



## LED EXTERNAL BOARD Conn.



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

I/O Conn

LA-9832P


Date: Thursday, August 22, 2013 Sheet 36 of 64











## 5075 Setting for Thermal Design

| 5075 Channel | Location |
|--------------|----------|
| DP1/DN1      | CPU(OTP) |
| DP2/DN2      | Skin     |
| DP3/DN3      | SO-DIMM  |
| DP4/DN4      | HDD      |



1: Channel 1 will provide Thermistor Readings  
2: Channel 2 will provide Diode Readings





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



www.vinafix.vn

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


|       |                         |              |          |
|-------|-------------------------|--------------|----------|
| Title |                         | KB/TP/RSMRST |          |
| Size  |                         | LA-9832P     |          |
| Date: | Thursday, June 13, 2013 | Sheet        | 38 of 64 |
| Rev   | 0.5                     |              |          |

## +1.05V\_MODPHY source




## DC/DC Interface


## +3.3V\_ALW\_PCH/+1.05V\_RUN source



## +3.3V\_SUS/+3.3V\_M source



## +3.3V\_RUN/+5V\_RUN source



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

POWER CONTROL






LA-9832P

Date: Thursday, June 13, 2013 Sheet 40 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

www.vinafix.vn










Lid has been moved to DB.



**Fiducial Mark**

FD1  
FD2  
FD3  
FD4

| LED Circuit Control Table        |               |         |
|----------------------------------|---------------|---------|
|                                  | SYS_LED_MASK# | LID_CL# |
| Mask All LEDs (Sniffer Function) | 0             | X       |
| Mask Base MB LEDs (Lid Closed)   | 1             | 0       |
| Do not Mask LEDs (Lid Opened)    | 1             | 1       |



www.Vinafix.vn

**DELL CONFIDENTIAL/PROPRIETARY**

Compal Electronics, Inc.


**PAD & ME & LED**

LA-9832P


Date: Wednesday, August 14, 2013 Sheet 41 of 64




**IFPA/B**




**IFPE/F**





**DAC\_A**




**IFPC**





**IFPD**





GPU\_Decoupling  
CAPs @ Power  
Page



\*\* XPWR pins are configurable.  
These pins are not connected on the substrate.  
Therefore, XPWR pins can be assigned as needed,  
to improve Top layer routing, power delivery.






|   |                    |                 |            |                          |                            |
|---|--------------------|-----------------|------------|--------------------------|----------------------------|
| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc. |                            |
| Issued Date   | 2011/07/15         | Deciphered Date | 2012/07/15 | NV(3/5)-POWER GND        |                            |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY ANY USER, IN ANY MANNER, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Size                     | 0.5                        |
|   |                    |                 |            | Document Number          | LA-9832P                   |
|   |                    |                 |            | Date                     | Wednesday, August 14, 2013 |
|   |                    |                 |            | Sheet                    | 44 of 64                   |

www.Viatrix.vn





```
VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E
```









|  |            |                    |            |   |                         |
|--|------------|--------------------|------------|---|-------------------------|
| Security Classification  |            | Compal Secret Data |            | <b>Compal Electronics, Inc.</b><br><b>VRAM DDR3 A Lower</b> |                         |
| Issued Date  | 2011/07/15 | Deciphered Date    | 2012/07/15 | Title   |                         |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT OF DEFENSE OR ANY OTHER FEDERAL AGENCY OR ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number<br><b>LA-9832P</b>                          | Rev<br>0.5              |
|  |            |                    |            | Date:   | Thursday, June 13, 2013 |
|  |            |                    |            | Sheet   | 47 of 64                |

### Memory Partition A - Upper 32 bits [64..32]

```
VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E
```

```
VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E
```





A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.

|  |            |                    |            |   |                            |
|--|------------|--------------------|------------|---|----------------------------|
| Security Classification  |            | Compal Secret Data |            | <i>Compal Electronics, Inc.</i><br><b>VRAM DDR3 A Upper</b> |                            |
| Issued Date  | 2011/07/15 | Deciphered Date    | 2012/07/15 | Title   |                            |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT OF DEFENSE OR ANY OTHER FEDERAL AGENCY OR CONTRACTOR. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED BY ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number<br><b>LA-9832P</b>                          | Rev<br>0.5                 |
|  |            |                    |            | Date:   | Wednesday, August 14, 2013 |
|  |            |                    |            | Sheet   | 48 of 64                   |




## GPU Power Discharge Path



+3.3V\_RUN to +3.3V\_RUN\_GFX


Around 1.4 A




+1.05V\_MP to +1.05V\_PEX\_VDD

Around 3 A


## GPU Power Up Power Rail Sequence




## GPU Power Down Sequence



## GPU Power Up Sub-system Sequence




## GPU Power Down Sub-system Sequence




| Security Classification   | Compal Secret Data |                 | Compal Electronics, Inc. |                 |
|---|--------------------|-----------------|--------------------------|-----------------|
| Issued Date   | 2011/07/15         | Deciphered Date | 2012/07/15               | Title           |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DEPARTMENT OR TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |                          | Document Number |
| VGA_DC/DC Interface   |                    |                 |                          | Rev 0.5         |
| Date: Thursday, August 15, 2013   |                    |                 |                          | Sheet 49 of 64  |


BLANK PAGE


|   |                         |                          |                |
|---|-------------------------|--------------------------|----------------|
|  |                         | Compal Electronics, Inc. |                |
| Title   |                         | BLANK PAGE               |                |
| Size  | Document Number         | Rev                      |                |
|   | LA-9832P                | 0.5                      |                |
| Date  | Thursday, June 13, 2013 |                          | Sheet 50 of 64 |






|                     |
|---------------------|
| 0.675Volt +/- 5%    |
| TDC 0.525A          |
| Peak Current 0.75A  |
| OCF Current 0.8925A |






+1.05V<sub>olt</sub> +/- 5%  
 TDC 8.2 A  
 Peak Current 11.62 A  
 OCP current 12A (Fix)  
 Fsw 800 kHz

DELL CONFIDENTIAL/PROPRIETARY

|   |                            |  |                |
|---|----------------------------|--|----------------|
|  |                            |  |                |
| Compal Electronics, Inc.  |                            |  |                |
| Title   |                            |  |                |
| PWR +1.05VTTTP  |                            |  |                |
| Size  | Document Number            |  | Rev            |
|   | LA-XXXX                    |  | 0.1            |
| Date:   | Wednesday, August 14, 2013 |  | Sheet 54 of 64 |

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

1.5Volt  
 Frequency 1MHz  
 TDC 0.65A  
 Peak Current 0.93A  
 OCP current 3.5A (Fix)




| Security Classification   |                            | Compal Secret Data |                   | Compal Electronics, Inc. |    |
|---|----------------------------|--------------------|-------------------|--------------------------|----|
| Issued Date   | <Issued_Date>              | Deciphered Date    | <Deciphered_Date> | Title                    |    |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                            |                    |                   | PWR_1.5V_RUN             |    |
| Size B  | Document Number            |                    |                   | Rev 1.0                  |    |
| Date:   | Wednesday, August 14, 2013 | Sheet              | 55                | of                       | 64 |






+VCC\_CORE




DELL CONFIDENTIAL/PROPRIETARY

|   |                            |                |
|---|----------------------------|----------------|
|  |                            |                |
| Compal Electronics, Inc.  |                            |                |
| Title   |                            |                |
| PWR_PROCESSOR DECOUPLING  |                            |                |
| Size  | Document Number            | Rev            |
|   | LA-XXXX                    | 0.1            |
| Date:   | Wednesday, August 14, 2013 | Sheet 57 of 64 |


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

www.vinallix.vn

Charger controller (40.1)  
Support Component (40.2)




Adapter protection (39.7)  
Dell feature: AC protect




Adapter Protection Circuit for Turbo Mode

Dell feature



E-dock power (41.2)  
Dell feature: AC protect



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

PWR\_Charger


LA-XXXX

Date: Wednesday, August 14, 2013 Sheet 58 of 64


Charger (40.2)




Battery select (39.3)  
Dell feature: Battery selector





E-dock power(41.2)  
Dell feature: Support dock



Edock controller(41.1), support component(41.2)  
Dell feature: Support dock





Charger (37.1)  
Dell feature: Peak power




Purpose: Turn on the PQ501 for primary or module battery to provide power to dock side without AC exist.

Purpose: Turn on the PQ501 for Slice battery discharge without AC exist







**+VDDRP(1.35V)**  
**TDC 2.94A**  
**Peak Current 4.2A**  
**OCP current 5A**  
**Rds(on):13.5m ohm typ**  
**Fsw 290 kHz when Rrf=470 Kohm**

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

|       |                            |       |              |
|-------|----------------------------|-------|--------------|
| Title |                            |       | PWR_+1.5VDDR |
| Size  | Document Number            | Rev   |              |
|       | LA-9391P                   | 0.1   |              |
| Date  | Wednesday, August 14, 2013 | Sheet | 62 of 64     |

www.Vinafix.vn

| Item | Page#  | Title                      | Date      | Request Owner | Issue Description  | Solution Description   | Rev. |
|------|--------|----------------------------|-----------|---------------|--|--|------|
| 1    | 58     | Adapter Protection Circuit | 2013/1/30 | Power         | PC432 220pF is not popular part                          | Change to 0402 size  | X00  |
| 2    | 59     | P59-PWR_Selector           | 2013/2/4  | Power         | Battery voltage leakage to docking if only battery       | Add: PD513, PQ526, PR565, PR540, PQ527, PU506, PC515                           | X00  |
| 3    | 56     | Vcore fine tune            | 2013/2/7  | Power         | Vcore fine tune  | Modify: PR306, PR301, PR333, PR328, PR325, PR322, PL300                        | X00  |
| 4    | 57     | Vcorecapacitor reduce      | 2013/2/7  | Power         | Vcore output capacitor reduce                            | NC: PC371 ,PC386, PC370 ,PC382,PC383   | X00  |
| 5    | 58     | Charger                    | 2013/2/18 | Power         | Reserve H_PROCHOT# delay time fine tune by soft ware     | Add "MODULE_BATT_PRES#" and PR454(Cancel 3/19)                                 | X00  |
| 6    | 59     | P59-PWR_Selector           | 2013/2/26 | Power         | Adjust divider resistor for MOSFET                       | Change from 240K to 100K: PR503, PR528, PR544, PR565                           | X00  |
| 7    | 59     | P59-PWR_Selector           | 2013/2/26 | Power         | Adjust divider resistor for MOSFET                       | Change from 47K to 240K: PR501, PR524, PR535, PR540                            | X00  |
| 8    | 59     | P59-PWR_Selector           | 2013/2/26 | Power         | SUT will unexpected shut down if un-docking during S0/S3 | Add: PQ528, PR566  | X00  |
| 9    | 51     | "PBAT_PRES#" ESD fail      | 2013/3/4  | Power         | ESD PD1 fail, even connect 3.3V to VBUS pin              | Change PD1 to PD1, PD2(TVNST52302AB0)  | X00  |
| 10   | 59     | P59-PWR_Selector           | 2013/3/6  | Power         | SB903380020 FDN338P derating fail                        | PQ500, PQ517,PQ520,PQ522,PQ526 change to SB000007900, PQ1change to SB000009300 | X00  |
| 11   | 51     | PC5 down size              | 2013/3/12 | Power         | PC5 down size  | Change PC5 from 0805 to 0603 size  | X00  |
| 12   | 51,59  | AC_DIS# net change         | 2013/3/12 | Power         | AC_DIS# should high enable, not low enable               | AC_DIS# change to AC_DIS   | X00  |
| 13   |        | EMC open issue             | 2013/3/18 | Power         | Add parts for EMI  | PR606,PC615, PR632, PC628, PR706, PC705, PR324, PC307                          | X00  |
| 14   | 60, 62 | PU600, PU601 VCC           | 2013/3/19 | Power         | DIS S3 power consumption voer 200mW                      | Add PR630 PR711, PR710 for reserve +5V_RUN                                     | X00  |
| 15   | 61     | Change DGPU output cap     | 2013/3/19 | Power         | For thermal issue change DGPU power output cap.-14"      | Change PC683,PC684   | X00  |
| 16   | 62     | GPU DDR change to 1.35V    | 2013/3/19 | Power         | Change VDDR output voltage from 1.5V to 1.35V            | Change PR707 from 11.5K to 9.1K  | X00  |
| 17   | 54     | +1.05V dynamic load test   | 2013/3/19 | Power         | +1.05V dynamic load over spec                            | Change PL150 from 1uH to 0.68uH  | X00  |
| 18   | 58     | Change output chock        | 2013/3/20 | Power         | Same as 14" for height limit                             | Charger output choke change to 2.2uH   | X00  |
| 19   | 60     | 0 ohm resistor             | 2013/3/21 | Power         | 0 ohm 1% vender is not correct in ISPD                   | Change PR621 0ohm from 1% to 5%  | X00  |
| 20   | 54     | 1.05V dynamic over spec    | 2013/3/21 | Power         | 1.05V dynamic over spec                                  | Change PL150 from 1uH to 0.68uH  | X00  |
| 21   | 59     | Modify for Peak power      | 2013/3/21 | Power         | Modify schematic   | PQ529, PQ518, PR527 and PR567  | X00  |
| 22   | NA     | Reserve                    | Reserve   | Power         | Reserve  | Reserve  | X01  |
| 23   | 60     | DGPU core output ripple    | 2013/5/10 | Power         | Output ripple with a low frequence ripple                | +PWR_SRC do not include feedback via   | X01  |
| 24   | 60     | DGPU core output ripple    | 2013/5/10 | Power         | Output ripple with a low frequence ripple                | +PWR_SRC do not include feedback via   | X01  |
| 25   | 59     | 14" 組裝問題                   | 2013/5/10 | Power         | PD512 太靠邊板   | Move location  | X01  |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

|       |                            |          |         |
|-------|----------------------------|----------|---------|
| Title | EE PIR(1)                  |          |         |
| Size  | Document Number            | LA-XXXX  | Rev 1.0 |
| Date  | Wednesday, August 14, 2013 | Sheet 64 | of 64   |

| Item | Page# | Title                     | Date      | Request Owner | Issue Description  | Solution Description   | Rev. |
|------|-------|---------------------------|-----------|---------------|--|--|------|
| 1    | 56    | 14" Vcore find tune       | 2013/5/29 | Power         | 14" Vcore find tune for LL and DIMON                       | PR328=2.4K->2.1K; PR333=30K->49.9K; PR301=390K->348K   | X02  |
| 2    | NA    | Reserve                   | Reserve   | Power         | Reserve  | Reserve  | X02  |
| 3    | 58    | EMI solution              | 2013/5/31 | EMI           | EMI: 200-225MHz boardband                                  | Populate bead 120 ohm on FJP100 and PL301, populate 0.1uF on pc302 and pc700, 2200pF on pc701. | X02  |
| 4    | 58    | EMI solution              | 2013/5/31 | EMI           | EMI: 200-225MHz boardband                                  | PC419 add parallel PC441:2200pF and PC440: 0.1uF   | X02  |
| 5    | 62    | Thermal de-ratgin issue   | 2013/6/10 | Power         | MLCC are exceeded thermal derating criteria                | Change to X6S/X7R: PC600, PC601, PC604, PC605, PC674, PC302, PC304, PC311, PC312, PC313, PC314 | X02  |
| 6    | 59    | Change part number        | 2013/6/6  | Power         | Part number -N0 is for other customer                      | PC505 SE043474KN0 change to SE043474K80  | X02  |
| 7    | NA    | 14" NPI report(4/19)      | 2013/6/6  | Power         | Co-lay need select 1 component                             | Del NC: PJP300, PL600, PJP1, PC66, PC707, PJP51, PJP400  | X02  |
| 8    |       | Selector                  | 2013/5/30 | Power         | For 3V/5V volgate level, change VDS rating from 30V to 20V | PQ1, PQ518 change to 20V rating DMG2301U-7_SOT23-3   | X02  |
| 9    | 62    | 14" DGPU DDR              | 2013/6/7  | Power         | Output capacitor PC709 not in PSL                          | Change to NCC: SF0000003100  | X02  |
| XB   |       |                           |           |               |  |  |      |
| 1    |       | Thermal de-ratgin issue   | 2013/7/10 | Power         | According QAD test result change MLCC back to X5R          | PC674, PC302, PC304, PC311, PC312, PC313, PC314  | X03  |
| 2    |       | Change 0 ohm to short pad | 2013/7/10 | Power         | Reduce part count  | Except: PR321 and PR621  | X03  |
| 3    |       | Thermal de-ratgin issue   | 2013/7/10 | Power         | MLCC are exceeded thermal derating criteria                | VAW30 change to X6S/X7R: PC302, PC304, PC311, PC312, PC313, PC314                              | X03  |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

|       |                            |       |           |
|-------|----------------------------|-------|-----------|
| Title |                            |       | EE PIR(1) |
| Size  | Document Number            |       | Rev       |
|       | LA-XXXX                    |       | 1.0       |
| Date: | Wednesday, August 14, 2013 | Sheet | 64 of 64  |



| Item | Page# | Title               | Date    | Request Owner | Issue Description  | Solution Description                   | Rev. |
|------|-------|---------------------|---------|---------------|--|--|------|
| 1    | 34    | USB3.0 Re-driver    | 13'0814 | EE            | Pull-up and Pull-down resister                           | R2628, R2638, R2639, R2644             | 1.0  |
| 2    | 41    | POWER BOTTON        | 13'0814 | EE            | Un-pop power botton.                                     | SW5 and SW6                            | 1.0  |
| 3    | 38    | Board ID            | 13'0814 | EE            | Change board ID to REV. A00.                             | Change R392 to 8.2K ohm.               | 1.0  |
| 4    | 41    | LED bright          | 13'0814 | ME            | change LED resister to 300 ohm                           | R438, R436, R435, R433 and R429        | 1.0  |
| 5    | 38    | AUDIO test fail     | 13'0814 | EE            | Audio resistor change from 9.1 ohm to 18 ohm             | R162 and R166                          | 1.0  |
| 6    | 42-46 | GPU chip PN         | 13'0814 | EE            | Update P/N of GPU chip                                   | Change P/N of UV1 to SA00006CB1L.      | 1.0  |
| 7    | 28    | LAN chip P/N        | 13'0814 | EE            | Type change to T & R                                     | Change P/N of U21 to SA00006W4L.       | 1.0  |
| 8    | 1     | change R3 PN of PCB | 13'0815 | EE            | change R3 PN of PCB                                      | Change from DA8000WJ000 to DA8000WJ011 | 1.0  |
| 9    | 16    | BT issue            | 13'0822 | EE            | Un-pop 0.47uF between "+PCH_VCCDSW3_3" and "+PCH_VCCDSW" | C413                                   | 1.0  |
| 10   | 36    | EMI Request         | 13'0822 | EMI           | Add D2 on "Sleeve" & "Ring2" and connect to DGND         |  | 1.0  |
|      |       |                     |         |               |  |  |      |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



**Compal Electronics, Inc.**

|           |                         |          |       |
|-----------|-------------------------|----------|-------|
| Title     |                         |          |       |
| EE PIR(1) |                         |          |       |
| Size      | Document Number         |          | Rev   |
|           | LA-9832P                |          | 0.5   |
| Date:     | Friday, August 30, 2013 | Sheet 65 | of 64 |