



TIGD-CI3

V:1.1

SCHEMATICS TABLE:

Page	Index	Page	Index
1	Cover Page	18	ATX Power & Front Panel
2	Block Diagram	19	SIO - IT8721F-DX
3	GPIO	20	PS2/COM/LPT
4	Pineview Part A & D	21	REALTEK 8103EL/8111DL
5	Pineview Part C, VGA Connector	22	AUDIO Part A - ALC662
6	Pineview Part B	23	AUDIO Part B - Panel
7	Pineview Part E & F (Power)	24	FAN / THERM / TCM
8	Tigerpoint Part A & B & C & SATA	25	104, Impedance, Attention
9	Tigerpoint Part D, RTC	26	Power Delivery Chart
10	Tigerpoint Part E & F (Power)	27	Power Sequencing Diagram
11	DIMM 1 & 2 (DDR3 SODIMM)	28	Clock Distribution
12	DDR / VTT_DDR		
13	Clock Generator - IDT 9LPR525		
14	PCI Slot		
15	USB		
16	Vcore - ISL6314CRZS		
17	MIS DC-DC		


REVISION HISTORY:

Rev	Date	Notes
A	2009.11.6	INITIAL RELEASE
1.0	2010.01.11	Page5:R12,R13 change to 39 ohm Fix H/VSYNC overshoot & undershoot
	2010.01.11	Page5:+VCC change to +VGA_VCC ,and BC3 change to 1U For VGA noise
	2010.01.11	Page7:add BC133 for DC noise
	2010.01.11	Page8:add R234 pull high GPIO36
	2010.01.11	Page9:R271 change to 47 ohm for clock SI
	2010.01.11	Page9:Add R379,R309,R266,R252,RN26,RN35,default GPI,If not used,pull high to power
	2010.01.11	Page11:BC165 change to 0603,reserve BC181 for DC noise
	2010.01.11	Page12:ER28 change to 15.4K for OCP test,del EC30,add EC32 close to DIMM
	2010.01.11	Page13:R400,R52,R71,R398,R47 change to 47 ohm,R55,R397 change to 33 ohm for clock SI
	2010.01.11	Page15:add R449,R452,R453,R454 for Discharge,EC3,4,19,20 change to 220U 16V
	2010.01.11	Page16:L12 change footprint,+VCC3 change to +VCORE,Q15 change to 2N3904 for VRM_PWRGD glitch
	2010.01.11	Page17:add R347 for discharge,reserve R392 for disable EUP cost down
	2010.01.11	Page18:EC27 change to 16V value,+VCC3 change to +VCC,R377 change to 150-06,Increase LED brightness
	2010.01.11	Page18:DEL Q47,Q48 change EUP circuit control
	2010.01.11	Page19:BC181 change to 0.022uF for pin78 PWRGD glitch,
	2010.01.11	Page19:+IO_3VSB change to +5VSB,R424 change to 4.7K because power supply internal is 5V
	2010.01.11	Page20:+KBVCC change to +USBPWER1,del F2 FUSE for COST DOWN
	2010.01.11	Page21:MC16,MC27,MC28 change to 4.7U-X5R for EVDD12,DVDD12 DC noise
	2010.01.11	Page22:+5VSB change to +ATX_5VSB,D42 SS14 change to D24 BAT54 for power on noise (enable EUP)
	2010.01.11	Page22:add Q47,reserve R97 for +5VA leakage current to 12V & ground through 7805
CI3 V.A	2010.04.02	Page6:modify +V_1P8_PLLSFR circuit
	2010.04.02	Page11:change DDR2 to DDR3 slot & circuit
	2010.04.02	Page12:change DDR3 voltage to 1.5V level
	2010.04.02	Page17:modify +V_1P5,+V_1P05 LDO circuit
CI3 V.B	2010.05.13	Page07:ADD L18,BC111 follow CRB1.0
		Page09:change CMOS circuit,add D30,R344
		Page11:change to SODIMM
		Page18:modify BEEP circuit follow ECS MODULE
		Page19:change to 8721-DX
CI3 V.1.0	2010.07.02	Page19:Modify ATXPG circuit
		Page12:ER28 from 15.4K to 14.3K for OCP TEST
		Page16:R161 change to R159 for power report
CI3 V.1.1	2010.11.23	Page21:LAN chip 8111/8103 co-lay change to 8111/8105 co-lay
		Page09:ADD Case open function
		PageALL :bottom side component change to Top side
		(R81,R89,R79,R84,C91,C92,C93,C94,C2,C7,C104,C105,C96,C85,C75,C79,C83,RN19)

Design Guide: Doc#417605 Ver:2.5

CRB: Doc#439675 Ver:1.0

Elitegroup Computer Systems			
Title			
Cover Page			
Size	Document Number	Rev	
Custom	TIGD-CI3	1.1	
Date:	Friday, November 26, 2010	Sheet	1 of 28



Page 8	Pin Name	Default	Power	USAGE	Function & Status
	* GPIO1	GPI	VCC	GPIO1	4.7K up to VCC3, if not used
	PIRQE#/GPIO2	GPI	VCC	INT-E	8.2K up to VCC3, to PCI
	PIRQE#/GPIO3	GPI	VCC	INT-F	8.2K up to VCC3, to PCI
	PIRQE#/GPIO4	GPI	VCC	INT-G	8.2K up to VCC3, to PCI
	PIRQE#/GPIO5	GPI	VCC	INT-H	8.2K up to VCC3, to PCI
	* GPIO17	GPO	VCC3	GPIO17	BOOT BIOS DESTINATION SELECTION 10K down to GND SPI Function
	GPIO22	GPI	VCC3	GPIO22	4.7K up to VCC3, if not used
	OC5#/GPIO29	OC5#	3VSB	USB3_OC_L	10K up to 3VSB, to uP7533
	OC6#/GPIO30	OC6#	3VSB	USB4_OC_L	10K up to 3VSB, to uP7533
Page 9	OC7#/GPIO31	OC7#	3VSB	USB5_OC_L	10K up to 3VSB, to uP7533
	GPIO36	GPI	VCC3	GPIO36	4.7K up to VCC3, if not used
	GPIO48	STRAP1#	VCC3	GPIO48	BOOT BIOS DESTINATION SELECTION GPI, Floating SPI Function
	Pin Name	Default	Power	USAGE	Function & Status
	* BM_BUSY#/GPIO0	GPI	VCC3	FRONT_AUD_DET	4.7K up to VCC3
	GPIO6	GPI	VCC3	GPIO6	10K up to VCC3, (N/A)
	GPIO7	GPI	VCC3	GPIO7	10K up to VCC3, (N/A)
	GPIO8	GPI	3VSB	GPIO8	10K up to 3VSB, (N/A)
	GPIO9	GPI	3VSB	GPIO9	10K up to 3VSB, (N/A)
	GPIO10	GPI	3VSB	GPIO10	10K up to 3VSB, (N/A)
Page 10	SMBALERT#/GPIO11	SMBALERT#	3VSB	SMBALERT_L	10K up to 3VSB, to nowhere
	GPIO12	GPI	3VSB	TP108	10K up to 3VSB, if not used
	GPIO13	GPI	3VSB	LPCPME_L	4.7K up to 3VSB, to SIO
	GPIO14	GPI	3VSB	GPIO14	10K up to 3VSB, if not used
	GPIO15	GPI	3VSB	GPIO15	10K up to 3VSB, if not used
	LDRQ1#/GPIO23	LDRQ1#	VCC3	TP82	Test Point
	GPIO24	GPO	3VSB	TP84	Test Point
	* GPIO25	GPO	3VSB	GPIO25	DMI_DC / AC COUPLING SELECTION 1K down to GND, AC COUPLING MODE
	GPIO26	GPO	3VSB	N/A	Floating
	GPIO27	GPO	3VSB	GPIO27	10K-O to 3VSB control USB power
Page 11	GPIO28	GPO	3VSB	TP88	Test Point
	GPIO33	GPO	VCC3	GPIO33	4.7K-O up to VCC3, to nowhere
	GPIO34	GPO	VCC3	GPIO34	10K UP TO VCC3,for GPIO
	GPIO38	GPI	VCC3	GPIO38	10K UP TO VCC3,for GPIO
	GPIO39	GPI	VCC3	GPIO39	10K UP TO VCC3,for GPIO
	CPUPWRGD#/GPIO49	CPUPWRGD	V_CPU_IO	H_CPUPWRGD	1K-O up to VCC1P05, to Pineview
	VCORE_GOOD/VID6/GP63	VCORE_GOOD	AVCC3	N/A	Floating
	VCORE_EN/VID7/GP64	VCORE_EN	AVCC3	N/A	Floating
	VDDA_EN/GP65	VDDA_EN	AVCC3	N/A	Floating
	VLDT_EN/GP66	VLDT_EN	AVCC3	N/A	Floating
Page 12	CPU_GD/GP67	CPU_GD	AVCC3	N/A	Floating
	PD0/GP70	PD0	AVCC3	PD0	1K up to VCC, to LPT circuit
	PD1/GP71	PD1	AVCC3	PD1	1K up to VCC, to LPT circuit
	BUSSI0/PD2/GP72	PD2	AVCC3	PD2	1K up to VCC, to LPT circuit
	BUSSI1/PD3/GP73	PD3	AVCC3	PD3	1K up to VCC, to LPT circuit
	BUSSI2/PD4/GP74	PD4	AVCC3	PD4	1K up to VCC, to LPT circuit
	BUSSO0/PD5/GP75	PD5	AVCC3	PD5	1K up to VCC, to LPT circuit
	BUSSO1/PD6/GP76	PD6	AVCC3	PD6	1K up to VCC, to LPT circuit
	BUSSO2/PD7/GP77	PD7	AVCC3	PD7	1K up to VCC, to LPT circuit
	SLCT#/GP80	SLCT#	AVCC3	SLCT	1K up to VCC, to LPT circuit
Page 13	PE#/GP81	PE#	AVCC3	PE	1K up to VCC, to LPT circuit
	BUSY#/GP82	BUSY#	AVCC3	BUSY	1K up to VCC, to LPT circuit
	ACK#/GP83	ACK#	AVCC3	ACK_L	1K up to VCC, to LPT circuit
	SMBD_R/SLIN#/GP84	SMBD_R	AVCC3	SIN_L	1K up to VCC, to LPT circuit
	SMBD_M/INIT#/GP85	PE#/GP81	AVCC3	INIT_L	1K up to VCC, to LPT circuit
	SMBC_R/AFD#/GP86	SMBC_R	AVCC3	AFD_L	1K up to VCC, to LPT circuit
	SMBC_M/STB#/GP87	SMBC_M	AVCC3	STB_L	1K up to VCC, to LPT circuit




Page 19


Pin Name	Default	Power	USAGE	Function & Status
PCIRST3#/GP10	PCI Reset	3VSB	N/A	Floating
PCIRST2#/GP11	PCI Reset	AVCC3	N/A	Floating
PCIRST1#/GP12	PCI Reset	AVCC3	PCIRST1	330-O up to VCC3, to LANRST
SVC/PECI_RQT//GP14	SVC	AVCC3	THRM_L	10K up to VCC3, to SB THRM
* SVD/PCIRSTIN#/ CIRT2X/GP15	CIRT2X	AVCC3	GPIO	10K up to VCC3, FOR GP15
PSI_L/FAN_CTL5 /CIRR2X/GP16	PSI_L	AVCC3	N/A	Floating
VIDEO6/RI2/GP17	RI2	AVCC3	BEEP	4.7K-O up to VCC,to BEEP Circuit
VIDEO0/CTS2/GP20	GP20	3VSB	N/A	Floating
VIDEO1/DCD2#/GP21	GP21	3VSB	N/A	Floating
* SCK/GP22	GP22	3VSB	LED0	2K up to 3VSB, to LED Circuit
* SI/GP23	GP23	3VSB	LED1	2K up to 3VSB, to LED Circuit
VIDEO2/FAN_TAC5 /RTS2#/GP24	GP24/FAN_TAC5	3VSB	N/A	Floating
VIDEO3/FAN_TAC4 /DSR2#/GP25	GP25/FAN_TAC4	3VSB	N/A	Floating
* VIDEO4/SOUT2/GP26	GP26	3VSB	GPIO	4.7K up to 3VSB for GPIO
* VIDEO5/SIN2#/GP27	GP27	3VSB	GPIO	4.7K up to 3VSB for GPIO
* VIDEO/GP30	GP30	AVCC3	GPIO	4.7K up to VCC3 for GPIO
GP34	GP34	AVCC3	GPIO	4.7Kup to VCC3 for GPIO
* GP35	GP35	AVCC3	GPIO	4.7K up to VCC3 for GPIO
FAN_CTL3/GP36	FAN_CTL3	AVCC3	N/A	Floating
FAN_TAC3/GP37	FAN_TAC3	AVCC3	N/A	Floating
3VSB5W#/GP40	3VSB5W#	3VSB	3VSB5W#	4.7K-O up to 3VSB, to control VDIMM circuit
PSON#/GP42	PSON#	3VSB	PSON_L	4.7K up to 3VSB, to ATX PSON circuit
PAN5W#/GP43	PAN5W#	3VSB	PWR5W	4.7K up to 3VSB, to PANEL PWR5W circuit
PWRON#/GP44	PWRON#	3VSB	PWRBT_L	5.1K up to 3VSB, to SB PWRBTN circuit
* GP47	GP47	AVCC3	GPIO47	4.7K up to VCC3 for GPIO47
SO/GP50	SO	AVCC3	N/A	Floating
FAN_CTL2/GP51	FAN_CTL2	AVCC3	FAN_CTL2	4.7K up to VCC,to CPU FAN CTL Circuit
FAN_TAC2/GP52	FAN_TAC2	AVCC3	FAN_TAC2	4.7K up to VCC,to CPU FAN TAC Circuit
SUSC#/GP53	SUSC#	3VSB	SLP4_L	4.7K-O up to 3VSB , to SLP4_L circuit
PME#/GP54	PME#	3VSB	LPCPME_L	4.7K-O up to 3VSB , to SB PME circuit
RSMRST#/CIRR1/GP55	RSMRST#	3VSB	RSMRST_L	680 up to 3VSB , to SB RSMRST circuit
MCLK/GP56	MCLK	AVC33	MCLK	2.2K up to KBVCC , to MCLK circuit
MDAT/GP57	MDAT	AVCC33	MDATA	2.2K up to KBVCC , to MDATA circuit
KCLK/GP60	KCLK	AVCC3	KCLK	2.2K up to KBVCC , to KCLK circuit
KDAT/GP61	KDAT	AVCC3	KDATA	2.2K up to KBVCC , to KDATA circuit
KRST#/GP62	KRST#	AVCC3	KRST_L	10K up to VCC3 , to SB KBRST_L circuit





Elitegroup Computer Systems






Title			GPIO, IRQ, IDSEL Map	
Size	Document Number	TIGD-CI3		Rev
Custom				1.1
Date:	Friday, November 26, 2010	Sheet	3	of 28











GPIO 48 internal pull up


BOOT BIOS DESTINATION SELECTION		
GPIO17	GPIO48	Function
0	1	* SPI
1	0	PCI
1	1	LPC


Elitegroup Computer Systems

Tigerpoint Part A & B & C

Size Customer: Document Number **TIGD-CI3** Rev **1.1**


Date: Friday, November 26, 2010 Sheet 8 of 28





DDR / VTT_DDR


```
08-020-504140 R-CHOKE.0.5uH.D1.0*5.5Ts.RB 9.5*11*3.5*7mm.IPB0410N-R50.LEAD-FREE.MINGSTAR.
08-020-504042 CHOKE.0.5uH..25A....WR0410-100105Y-L3.5..LEAD-FREE.MAGIC
08-020-504300 R-CHOKE.0.5uH.20%....D1.0*5.5Ts.RB 9.5*10.5*3.5*5.7mm.R0410-0R5M-PF...LEAD-FREE.SUNLBI
```




OCP 24.20A
V_DIMM@1.5V-12.10A






V_1P8_PLLSFR	0.32 A
VCC_1P5	8.202A
V_SM	3.27A
V_SM_VTT	0.3 A

VTT_DDR@0.75V-1.2A



Anpec(02-345-336701), RICHTEK(02-344-173845)






FSBSEL2	FSBSEL1	FSBSEL0	Frequence
0	0	0	266.66
0	0	1	133.33
0	1	0	200.00
0	1	1	166.66
1	0	0	333.33
1	0	1	100.00
1	1	0	400.00

	HIGH	LOW	FUNCTION
PIN4 LTE	DISABLE	ENABLE	OVER CLOCK
PIN6 SRC5_EN	ENABLE	DISABLE	SRC5
PIN7 ITP_EN	ENABLE	DISABLE	ITP





2010-06-24 note:
If meet power sequence
+VCC_1P05 to VCORE>1.5ms
C101 modify to 0.1uF-04



OCp 19.6A
VCORE@0.8~1.175V-8.511A
Dual Core 9.8A

08-413-105098 POWER IND.1.0uH.20%.28A....DIP 2P.11.7*9.7*3.5*8.3mm.APL11T08P-1R0M...LEAD-FREE.MAGIC

INTEL CRB 2.2k PULL HIGH
INTERSIL CRB 680 PULL HIGH





State	3VBSW#	+VCCSTR	V Source
S0	High	v	+VCC
S1	High	v	+VCC
S2	High	v	+VCC
S3	Low	v	+5VSB
S4	High	X	N/A
S5	High	X	N/A

[illegible]

$V_o = 2.5(1 + R_a/R_b)$
 MAX: 1A Pd: 1.7W


$V_o = 1.25(1 + R_b/R_t)$

ATX Power





OUTPUT	Minimum Current (A)
+12V V1DC1	0.1
+12V V1DC2	0.5(CPU)
+5 VDC	0.2
+3.3 VDC	0.1
-12 VDC	0
+5 VSB	0

Front Panel




BEEP Circuit

5VSB CTRL		
BUP6	+DISABLE	ENABLE
S0/S3/S4	HIGH	HIGH
S5	HIGH	LOW




LED




2-Pin single color LED	
S0	Steady Green
S1	Green-blinking
S3	Off
S4,S5	Off


PSKBM





COM



LPT





BOM Difference

Location	8111E Series	8105E Series
Ra	V	X
Rb	X	V
Rc	150 ohm	0 ohm
Rd	150 ohm	OPEN
Cc	V	X
Ca	USBX2-LAN-1000	USBX2-LAN-100
Cb	0 ohm	.1u-04

*

LEDS1-0	00	01	10	11
LED0	ACT _{ALL}	Link _{ALL} / ACT _{ALL}	Link10/ ACT _{ALL}	LINK10/ ACT ₁₀
LED1	LINK100	LINK100	LINK100	LINK100 /ACT ₁₀₀
LED3	Reserved	Reserved	Reserved	Reserved

RTL8105EL(10/100) LAN LED TABLE

Speed	LINK			ACT/Full
	Link 10M	Link 100M	Link 1000M	
LED 0	Bit 0	Bit 1	Bit 2	Bit 3
LED 1	Bit 4	Bit 5	Bit 6	Bit 7
LED 3	Bit 8	Bit 9	Bit 10	Bit 11
Feature Control	Bit 12	Bit 13	Bit 14	Bit 15

RTL8111E(1G) LED TABLE	
------------------------	--

For China-one LED Light:







	Status	Yellow	Grn/Org
	No Link	Off	Off
	S3/S4/S5	Off	Off
	10M, inactive	Off	Off
	10M, active		Off
	100M, inactive	Off	
	100M, active		
	1G, inactive	Off	
	1G, active		
	Blinking		






Elitegroup Computer Systems

Title			
REALTEK 8103EL/8111DL			
Size Custom	Document Number		Rev
	TI6D-CI3		1.1
Date:	Friday, November 26, 2010	Sheet	21 of 28




9 AZ_RST_L >> AZ_RST_L
9 AZ_BIT_CLK >> AZ_BIT_CLK
9 AZ_SYNC >> AZ_SYNC
9 AZ_SDATA_IN >> AZ_SDATA_IN
9 AZ_SDATA_OUT << AZ_SDATA_OUT





use 75 ohm for ESD, retasking 75, only output 75, only input 1K.




Resistors Networks




CODEC	ALC662VC	VT1708B
A1	NC	10U/25V
A2	20K-0402	5.1K-0402 + 100p
A3	2.2K-0402	NC
A4	NC	2.2K-0402
A5	4.7U + 1K ohm	10U + 0 ohm
A6	VCC3	3VSB
A7	75-1-0402	0-0402
A8 & A9	STUFF	NC
A10	FB600-0603	FB60-0603
A11	75-1-0402	33-1-04
A12	75-1-0402	16-1-04
A13	4.7K-04	3.3K-04




SYSFAN




CPUFAN




THERM. SENSING



TCM



Elitegroup Computer Systems




PCB Impedance control

Impedance (ohm)	Trace Width (mil)	(S/W/S)	Trace Length (inch)	Pre-preg
60	5	(20/5/20)	6	2116
50	4	(50/4/50)	6	1080
42	6	(50/6/50)	6	1080



1)Circuit type 1

Layer 1:TOP
Layer 2:PWR
Layer 3:GND
Layer 4:BOTTOM



Trace on layer 1

Trace on layer 4



V.A TO V.B
HOLE3,4 modify to 6 via for Layout request


TigerPoint Strap

BOOT BIOS DESTINATION SELECTION		
GPIO17	GPIO48	Function
0	1	SPI
1	0	PCI
1	1	LPC

DMI DC / AC COUPLING SELECTION	
GPIO25	Function
0	AC COUPLING MODE
1	DC COUPLING MODE

PCI EXPRESS * PORT CONFIG		
AZ_DOUT	AZ_SYNC	Function
0	0	4 * 1 Port
0	1	Reserved
1	0	Reserved
1	1	1 * 4 Port


HEAT SINK setup




For 103






Power supply 4P2R



Power supply 24P2R



SW to +5VSB



Default :

State	3VBSW#	+VCCSTR	V Source
S0	High	v	+VCC
S1	High	v	+VCC
S2	High	v	+VCC
S3	Low	v	+5VSB
S4	High	X	N/A
S5	High	X	N/A

SIO ITE8721DX			
3VSB	+3.3V	6mA	
VCC3	+3.3V	10mA	
BAT 3.3V	+3.3V	2uA	

PCI Slot			
VCC3	+3.3V	7.6A	
VCC	+5V	5.0A	
3VSB	+3.3V	375mA	
+12V	+12V	500mA	
- 12V	- 12V	100mA	

F_USB[2:1], USBLAN			
USBPWR[3:1]	+5V	4.0A	

EUSB1, PSKBM1			
USBPWR4	+5V	0.43A	

VRD ISL6314CRZS		
0.8~1.175V	Max 10.8A	

PWM RT8105PS-S		
1.5V	Max 12.10A	

LDO 6199		
1.8V	Max 0.43A	

Linear MN252		
1.5V	Max 1.5A	
Linear OP358-S		
1.05V	Max 6.55A	

LDO UPI7711		
0.9V	Max 300mA	

Audio - ALC662			
AVDD	+5V	100mA	
DVDD	+3.3V	300mA	

PCIe LAN - RTL 8105E-VL			
3VSB	+3.3V	165mA	

Clock - ICS9LP525			
VCC3	+3.3V	250mA	

Pineview D		
VCORE	0.8~1.175V	D-10.8A S-5.4A
VCC_GPIO	3.3V	15mA
V_SM	1.8V	2.270A
VCCCK_DDR	1.8V	144mA
VCCACRTDAC	1.8V	144mA
VCCSFR_AB_DPL	1.8V	172mA
VCCSFR_DMIHPLL	1.8V	172mA
VCCA	1.5V	D-150mA S-75mA
VCCGFX	1.05V	3.4A
VCCA_DDR	1.05V	1.32A
VCCACK_DDR	1.05V	1.32A
VCCRING_EAST	1.05V	310mA
VCCRING_WEST	1.05V	310mA
VCC_LGI_VID	1.05V	310mA
VCCD_AB_DPL	1.05V	310mA
VCCP	1.05V	310mA
VCCD_HMPLL	1.05V	550mA
VCCA_DMI	1.05V	550mA

DDR3 2DIMMs		
VDDSPD	3.3V	
VDDQ	1.8V	1A
VDD	1.8V	1A
V_SM_VTT	0.9V	300mA

Tigerpoint		
VCC5REF	5V	6mA
VCC5REF_SUS	5V	10mA
VCCSUS3_3	3.3V	92mA
VCC3_3	3.3V	216mA
VCCRTC	3.3V	2mA
VCCSATAPLL	1.5V	45mA
VCCDMIPLL	1.5V	24mA
VCCUSBPLL	1.5V	10mA
VCC1_5	1.5V	1.422A
V_CPU_IO	1.05V	14mA
VCC1_05	1.05V	955mA

Elitegroup Computer Systems

Power Delivery Chart

Document Number: **TIGD-CI3**

Date: Friday, November 26, 2010

Sheet: 26 of 28

Rev: **1.1**

