


# 01





PEG\_ICOMPI G3 PEG\_COMP PEG\_COMP connect to PIN G3&G4 W:4mils/S:15mils/L: 500mils.

PEG\_ICOMPO G1 PEG\_COMP PEG\_COMP connect to PIN G1 W:12mils/S:15mils/L: 500mils.

7 H\_SNB\_IVB# SNB\_IVB# N.A at SNB EDS #27637 0.7v1

Placement close to EC.

20 EC\_PECI R193 43.4 H\_PECI A48

9 H\_PECI R297 56.2F 4 H\_PROCHOT# R C45

20.26 H\_PROCHOT# R

9.20 PM\_THRMTRIP# PM\_THRMTRIP# R D45

6 PM\_SYNC PM\_SYNC R C48

9 H\_PWRGOOD H\_PWRGOOD R B46

PM\_DRAMPWRGD R BE45

CPU RESET#

8 PLTRST#

U12

3 GNDOUT

4 CPU\_PLTRST# R287 75.4

5 CPU\_PLTRST# R291 43.4

6 CPU\_PLTRST# R

7 CPU\_PLTRST# R

8 CPU\_PLTRST# R

9 CPU\_PLTRST# R

10 CPU\_PLTRST# R

11 CPU\_PLTRST# R

12 CPU\_PLTRST# R

13 CPU\_PLTRST# R

14 CPU\_PLTRST# R

15 CPU\_PLTRST# R

16 CPU\_PLTRST# R

17 CPU\_PLTRST# R

18 CPU\_PLTRST# R

19 CPU\_PLTRST# R

20 CPU\_PLTRST# R

21 CPU\_PLTRST# R

22 CPU\_PLTRST# R

23 CPU\_PLTRST# R

24 CPU\_PLTRST# R

25 CPU\_PLTRST# R

26 CPU\_PLTRST# R

27 CPU\_PLTRST# R

28 CPU\_PLTRST# R

29 CPU\_PLTRST# R

30 CPU\_PLTRST# R

31 CPU\_PLTRST# R

32 CPU\_PLTRST# R

33 CPU\_PLTRST# R

34 CPU\_PLTRST# R

35 CPU\_PLTRST# R

36 CPU\_PLTRST# R

37 CPU\_PLTRST# R

38 CPU\_PLTRST# R

39 CPU\_PLTRST# R

40 CPU\_PLTRST# R

41 CPU\_PLTRST# R

42 CPU\_PLTRST# R

43 CPU\_PLTRST# R

44 CPU\_PLTRST# R

45 CPU\_PLTRST# R

46 CPU\_PLTRST# R

47 CPU\_PLTRST# R

48 CPU\_PLTRST# R

49 CPU\_PLTRST# R

50 CPU\_PLTRST# R

51 CPU\_PLTRST# R

52 CPU\_PLTRST# R

53 CPU\_PLTRST# R

54 CPU\_PLTRST# R

55 CPU\_PLTRST# R

56 CPU\_PLTRST# R

57 CPU\_PLTRST# R

58 CPU\_PLTRST# R

59 CPU\_PLTRST# R

60 CPU\_PLTRST# R

61 CPU\_PLTRST# R

62 CPU\_PLTRST# R

63 CPU\_PLTRST# R

64 CPU\_PLTRST# R

65 CPU\_PLTRST# R

66 CPU\_PLTRST# R

67 CPU\_PLTRST# R

68 CPU\_PLTRST# R

69 CPU\_PLTRST# R

70 CPU\_PLTRST# R

71 CPU\_PLTRST# R

72 CPU\_PLTRST# R

73 CPU\_PLTRST# R

74 CPU\_PLTRST# R

75 CPU\_PLTRST# R

76 CPU\_PLTRST# R

77 CPU\_PLTRST# R

78 CPU\_PLTRST# R

79 CPU\_PLTRST# R

80 CPU\_PLTRST# R

81 CPU\_PLTRST# R

82 CPU\_PLTRST# R

83 CPU\_PLTRST# R

84 CPU\_PLTRST# R

85 CPU\_PLTRST# R

86 CPU\_PLTRST# R

87 CPU\_PLTRST# R

88 CPU\_PLTRST# R

89 CPU\_PLTRST# R

90 CPU\_PLTRST# R

91 CPU\_PLTRST# R

92 CPU\_PLTRST# R

93 CPU\_PLTRST# R

94 CPU\_PLTRST# R

95 CPU\_PLTRST# R

96 CPU\_PLTRST# R

97 CPU\_PLTRST# R

98 CPU\_PLTRST# R

99 CPU\_PLTRST# R

100 CPU\_PLTRST# R

101 CPU\_PLTRST# R

102 CPU\_PLTRST# R

103 CPU\_PLTRST# R

104 CPU\_PLTRST# R

105 CPU\_PLTRST# R

106 CPU\_PLTRST# R

107 CPU\_PLTRST# R

108 CPU\_PLTRST# R

109 CPU\_PLTRST# R

110 CPU\_PLTRST# R

111 CPU\_PLTRST# R

112 CPU\_PLTRST# R

113 CPU\_PLTRST# R

114 CPU\_PLTRST# R

115 CPU\_PLTRST# R

116 CPU\_PLTRST# R

117 CPU\_PLTRST# R

118 CPU\_PLTRST# R

119 CPU\_PLTRST# R

120 CPU\_PLTRST# R

121 CPU\_PLTRST# R

122 CPU\_PLTRST# R

123 CPU\_PLTRST# R

124 CPU\_PLTRST# R

125 CPU\_PLTRST# R

126 CPU\_PLTRST# R

127 CPU\_PLTRST# R

128 CPU\_PLTRST# R

129 CPU\_PLTRST# R

130 CPU\_PLTRST# R

131 CPU\_PLTRST# R

132 CPU\_PLTRST# R

133 CPU\_PLTRST# R

134 CPU\_PLTRST# R

135 CPU\_PLTRST# R

136 CPU\_PLTRST# R

137 CPU\_PLTRST# R

138 CPU\_PLTRST# R

139 CPU\_PLTRST# R

140 CPU\_PLTRST# R

141 CPU\_PLTRST# R

142 CPU\_PLTRST# R

143 CPU\_PLTRST# R

144 CPU\_PLTRST# R

145 CPU\_PLTRST# R

146 CPU\_PLTRST# R

147 CPU\_PLTRST# R

148 CPU\_PLTRST# R

149 CPU\_PLTRST# R

150 CPU\_PLTRST# R

151 CPU\_PLTRST# R

152 CPU\_PLTRST# R

153 CPU\_PLTRST# R

154 CPU\_PLTRST# R

155 CPU\_PLTRST# R

156 CPU\_PLTRST# R

157 CPU\_PLTRST# R

158 CPU\_PLTRST# R

159 CPU\_PLTRST# R

160 CPU\_PLTRST# R

161 CPU\_PLTRST# R

162 CPU\_PLTRST# R

163 CPU\_PLTRST# R

164 CPU\_PLTRST# R

165 CPU\_PLTRST# R

166 CPU\_PLTRST# R

167 CPU\_PLTRST# R

168 CPU\_PLTRST# R

169 CPU\_PLTRST# R

170 CPU\_PLTRST# R

171 CPU\_PLTRST# R

172 CPU\_PLTRST# R

173 CPU\_PLTRST# R

174 CPU\_PLTRST# R

175 CPU\_PLTRST# R

176 CPU\_PLTRST# R

177 CPU\_PLTRST# R

178 CPU\_PLTRST# R

179 CPU\_PLTRST# R

180 CPU\_PLTRST# R

181 CPU\_PLTRST# R

182 CPU\_PLTRST# R

183 CPU\_PLTRST# R

184 CPU\_PLTRST# R

185 CPU\_PLTRST# R

186 CPU\_PLTRST# R

187 CPU\_PLTRST# R

188 CPU\_PLTRST# R

189 CPU\_PLTRST# R

190 CPU\_PLTRST# R

191 CPU\_PLTRST# R

192 CPU\_PLTRST# R

193 CPU\_PLTRST# R

194 CPU\_PLTRST# R

195 CPU\_PLTRST# R

196 CPU\_PLTRST# R

197 CPU\_PLTRST# R

198 CPU\_PLTRST# R

199 CPU\_PLTRST# R

200 CPU\_PLTRST# R

201 CPU\_PLTRST# R

202 CPU\_PLTRST# R

203 CPU\_PLTRST# R

204 CPU\_PLTRST# R

205 CPU\_PLTRST# R

206 CPU\_PLTRST# R

207 CPU\_PLTRST# R

208 CPU\_PLTRST# R

209 CPU\_PLTRST# R

210 CPU\_PLTRST# R

211 CPU\_PLTRST# R

212 CPU\_PLTRST# R

213 CPU\_PLTRST# R

214 CPU\_PLTRST# R

215 CPU\_PLTRST# R

216 CPU\_PLTRST# R

217 CPU\_PLTRST# R

218 CPU\_PLTRST# R

219 CPU\_PLTRST# R

220 CPU\_PLTRST# R

221 CPU\_PLTRST# R



222 CPU\_PLTRST# R

223 CPU\_PLTRST# R

224 CPU\_PLTRST# R

225 CPU\_PLTRST# R


## Sandy Bridge Processor (DDR3)



## 04




## 05




For Chief River M3


Cougar Point (DMI,FDI,PM)




Cougar Point (LVDS,DDI)




### PCH Pull-high/low(CLG)



**INT LVDS & CRT disable  
(DIS only remove)**



## System PWR\_OK(CLG)




**PROJECT : Stella**  
Quanta Computer Inc.


Size Custom	Document Number PCH 1/6 (DMI/FDI/VIDEO)	Rev 1A
Date: Thursday, September 08, 2011		Sheet 6 of 31



## Cougar Point (HDA,JTAG,SATA)




## RTC Clock 32.768KHz




## HDD0 mSATA 1ST

## HDD1 mSATA 2ND


## RTC Circuitry(RTC)




## HDA Bus(CLG)



## PCH JTAG Debug(CLG)



## PCH SPI ROM(CLG)



Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031

NB5	PROJECT : Stella	
	Quanta Computer Inc.	
	Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)
Date: Friday, September 09, 2011		Sheet 7 of 31


## PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	Should not be pull-down (weak pull-up 20K)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	Should not be pull-down (weak pull-up 20K)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode






# Cougar Point (GPIO,VSS\_NCTF,RSVD)




## Clock Gen Power OK (CLG)

### MFG-TEST



### GPIO Pull-up/Pull-down(CLG)



RF\_OFF#

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)  
High = Enable

BIOS\_REC

BIOS RECOVERY

High = Disable (Default)  
Low = Enable

TEST\_SET\_UP

SV\_SET\_UP

High = Strong (Default)

SV\_DET

TEST DETECT

Low = Default

PCH\_GPIO36

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)


FDI\_OVRVLTG

FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage


## BOARD ID SETTING


BOARD ID SETTING	BOARD_ID0 GPIO 44	BOARD_ID1 GPIO 45	BOARD_ID2 GPIO 46
HR	0	0	0



Cougar Point-M (POWER)

COUGAR POINT (POWER)






**PROJECT : Stella**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 5/6 (POWER)	1A


Date: Friday, September 09, 2011



Sheet 10 of 31

IBEX PEAK-M (GND)




IBEX PEAK-M (GND)







DDR3 Thermal Sensor



Place these Caps near So-Dimm0.



VREF DQ0 M1 Solution




**PROJECT : Stella**  
**Quanta Computer Inc.**

Size Custom	Document Number DDR3 DIMM0-STD (5.2H)	Rev 1A
Date: Friday, September 09, 2011		Sheet 12 of 31

[illegible]

Pinout diagram for the CN21 connector. The diagram shows 30 pins with their functions and connections. Pins 1-12 are for mSATA 1ST and 2ND. Pins 13-20 are for JogDial and Mute Button. Pins 21-29 are for LEDs and power. Pin 30 is ground. Connections include +3V, +3V5, +3V\_AOC, +5V\_AOC, and +5V.

Pin	Function	Connection
1	MSATA_RX0- 23	
2	MSATA_RX0+ 23	
3		
4	MSATA_TX0- 23	
5	MSATA_TX0+ 23	
6		
7	MSATA_RX1- 23	
8	MSATA_RX1+ 23	
9		
10	MSATA_TX1- 23	
11	MSATA_TX1+ 23	
12		
13	DIAL_A 20	
14	DIAL_B 20	
15	BEATS_BTN 20	
16	MUTE_BTN 20	
17	SATA_LED# 7	
18	HDD_EN 23	
19	PWR_LED# 20	
20		
21	JOGDIAL_LED	
22		
23	+3V	
24	+3V5	
25	+3V_AOC	
26	MUTE_LED	
27		
28	+5V_AOC	
29	+5V	
30		



The schematic diagram illustrates the power and LED control circuit for the APX9132H AI-TRG module. It is divided into two main sections: the LEDVCC and PWR\_LED control circuit (top) and the LID\_EC# signal conditioning circuit (bottom).

**LEDVCC and PWR\_LED Control Circuit (Top):**

- LEDVCC (+3VPCU):** The +3VPCU supply is connected to the LEDVCC pin (pin 1) of the R304 resistor network. The other end of R304 is connected to the PWR\_LED pin (pin 2) of the R304 resistor network. A capacitor C421 (1.0uF/10V\_4) is connected between the PWR\_LED pin and ground.
- PWR\_LED:** The PWR\_LED pin (pin 2) of the R304 resistor network is connected to the PWR\_LED pin (pin 2) of the CN3 connector. The PWR\_LED pin (pin 2) of the CN3 connector is connected to the PWR\_BTN\_CONN pin (pin 1) of the CN3 connector. The PWR\_BTN\_CONN pin (pin 1) of the CN3 connector is connected to ground.
- LEDVCC (+3VPCU):** The LEDVCC pin (pin 4) of the CN3 connector is connected to the +3VPCU supply.
- POWERON#:** The POWERON# pin (pin 3) of the CN3 connector is connected to the PWR\_BTN\_CONN pin (pin 1) of the CN3 connector.
- PWR\_BTN\_CONN:** The PWR\_BTN\_CONN pin (pin 1) of the CN3 connector is connected to ground.

**LID\_EC# Signal Conditioning Circuit (Bottom):**

- LID\_EC#:** The LID\_EC# signal (pin 1) of the CN3 connector is connected to the LID\_EC# pin (pin 1) of the CN3 connector. The LID\_EC# pin (pin 1) of the CN3 connector is connected to the LID\_EC# pin (pin 1) of the CN3 connector.
- C1:** A capacitor C1 (0.1uF/10V\_4) is connected between the LID\_EC# pin (pin 1) of the CN3 connector and ground.
- C2:** A capacitor C2 (1.0uF/10V\_4) is connected between the LID\_EC# pin (pin 1) of the CN3 connector and ground.
- APX9132H AI-TRG:** The APX9132H AI-TRG module is connected to the LID\_EC# pin (pin 1) of the CN3 connector. The module is connected to the LID\_EC# pin (pin 1) of the CN3 connector.
- C11:** A capacitor C11 (0.01uF/10V\_4) is connected between the LID\_EC# pin (pin 1) of the CN3 connector and ground.
- C10:** A capacitor C10 (1.0uF/6.3V\_4) is connected between the LID\_EC# pin (pin 1) of the CN3 connector and ground.
- +3VPCU:** The +3VPCU supply is connected to the LID\_EC# pin (pin 1) of the CN3 connector.

**Legend:**


1. GND
2. PWR\_LED#
3. POWERON#
4. LEDVCC(+3VPCU)

The schematic diagram, titled "NFC", illustrates the electrical connections for an NFC module. It features the following components and connections:


- USBP7+ and USBP7-:** Two 8-pin signals connected to pins 1 and 2 of the CN10 connector.
- +5V:** A power supply connection to pin 3 of the CN10 connector.
- C268:** A capacitor with a value of 0.1u/10V\_4 connected between the +5V line and ground.
- CN10:** A 6-pin connector with pins 1 through 6 labeled. Pin 6 is connected to ground.
- PLTRST#\_A:** An 8-pin signal connected to pin 2 of the D9 BAT54A diode.
- NFC\_EN#:** An 8-pin signal connected to pin 1 of the D9 BAT54A diode.
- D9 BAT54A:** A diode with pins 1, 2, and 3. Pin 3 is connected to ground.



### Mini PCI-E Card 1 WLAN+BT







**Mini PCI-E Card 1**  
**SMSC W-AUDIO**





LOW	DISABLE
HI	ENABLE

+3VSUS	18,20,31
+3V	6,7,8,9,10,12,13,15,16,17,19,20,22,23,26,31
+5V	7,10,13,15,16,17,21,22,31
+1.5V_CPU	2,4,10






### Support AOC function





SGT-HP3DCTR interrupt pin default is low / active Hi , BIOS need to programming 22h to change status from active Hi to low

### Accelerometer Sensor









### WebCam/LDPS CONNECTOR







# HDMI CON\_COM



7,10,13,14,15,16,21,22,31  
6,7,8,9,10,12,13,14,15,16,19,20,22,23,26,31

 NB5	<b>PROJECT : Stella</b> <b>Quanta Computer Inc.</b>				
	Size Custom	Document Number <b>HDMI Conn.</b>			Rev 1A
	Date: Friday, September 09, 2011		Sheet 17 of 31		
















## CPU FAN2







## KEYBOARD



KB CONN




## KEYBOARD BACK LIGHT




**PROJECT : Stella**  
Quanta Computer Inc.

Size Custom	Document Number <b>KB</b>	Rev 1A
Date: Friday, September 09, 2011	Sheet 22	of 31


## HDD0 mSATA 1ST





## HDD1 mSATA 2ND








5  
DC/DC +3VS5/+5VS5



CPU Core(VT1316M+VT317S)



VCCP1.05V

