

# Ultraprecision Operational Amplifier

0P177

#### **FEATURES**

Ultralow offset voltage  $T_A = 25^{\circ}\text{C}$ , 25  $\mu\text{V}$  maximum

Outstanding offset voltage drift 0.1  $\mu\text{V}/^{\circ}\text{C}$  maximum

Excellent open-loop gain and gain linearity

12  $V/\mu\text{V}$  typical

CMRR: 130 dB minimum PSRR: 115 dB minimum

Low supply current 2.0 mA maximum

Fits industry-standard precision op amp sockets

#### **GENERAL DESCRIPTION**

The OP177 features one of the highest precision performance of any op amp currently available. Offset voltage of the OP177 is only 25  $\mu V$  maximum at room temperature. The ultralow  $V_{OS}$  of the OP177 combines with its exceptional offset voltage drift (TCV $_{OS}$ ) of 0.1  $\mu V/^{\circ}C$  maximum to eliminate the need for external  $V_{OS}$  adjustment and increases system accuracy over temperature.

The OP177 open-loop gain of 12 V/ $\mu$ V is maintained over the full  $\pm 10$  V output range. CMRR of 130 dB minimum, PSRR of 120 dB minimum, and maximum supply current of 2 mA are just a few examples of the excellent performance of this

#### PIN CONFIGURATION




Figure 1. 8-Lead PDIP (P-Suffix), 8-Lead SOIC (S-Suffix)

operational amplifier. The combination of outstanding specifications of the OP177 ensures accurate performance in high closed-loop gain applications.

This low noise, bipolar input op amp is also a cost effective alternative to chopper-stabilized amplifiers. The OP177 provides chopper-type performance without the usual problems of high noise, low frequency chopper spikes, large physical size, limited common-mode input voltage range, and bulky external storage capacitors.

The OP177 is offered in the  $-40^{\circ}$ C to  $+85^{\circ}$ C extended industrial temperature ranges. This product is available in 8-lead PDIP, as well as the space saving 8-lead SOIC.

## **FUNCTIONAL BLOCK DIAGRAM**




Figure 2. Simplified Schematic

# **OP177**

# **TABLE OF CONTENTS**

Features	Applications Information
Pin Configuration	Gain Linearity
General Description	Thermocouple Amplifier with Cold-Junction
Functional Block Diagram	Compensation9
Revision History	Precision High Gain Differential Amplifier 10
Specifications	Isolating Large Capacitive Loads 10
Electrical Characteristics	Bilateral Current Source
Test Circuits	Precision Absolute Value Amplifier
Absolute Maximum Ratings	Precision Positive Peak Detector
Thermal Resistance	Precision Threshold Detector/Amplifier 12
ESD Caution	Outline Dimensions
Typical Performance Characteristics	Ordering Guide
REVISION HISTORY	
3/09—Rev. E to Rev. F	Changes to Figure 12 through Figure 17
Added Figure 23, Renumbered Sequentially 8	Changes to Figure 18 through Figure 22
Updated Outline Dimensions	Change to Figure 2710
	Changes to Figure 30 and Figure 31
5/06—Rev. D to Rev. E	Updated Outline Dimensions
Changes to Figure 11	Changes to Ordering Guide
Change to Specifications Table 1	•
Changes to Specifications Table 2 4	1/05—Rev. B to Rev. C
Changes to Table 35	Edits to Features
Changes to Figure 23 and Figure 249	Edits to General Description
Changes to Figure 32	Edits to Pin Connections
Updated the Ordering Guide	Edits to Electrical Characteristics
	Global deletion of references to OP177E3, 4, 10
4/06—Rev. C to Rev. D	Edits to Absolute Maximum Ratings
Change to Pin Configuration Caption	Edits to Package Type
Changes to Features	Edits to Ordering Guide5
Change to Table 24	Edit to Outline Dimensions
Change to Figure 24	
Changes to Figure 10 and Figure 116	11/95—Rev. 0: Initial Version

# **SPECIFICATIONS**

# **ELECTRICAL CHARACTERISTICS**

@  $V_S = \pm 15 \text{ V}$ ,  $T_A = 25$ °C, unless otherwise noted.

Table 1.

				OP177F			OP177G		
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
INPUT OFFSET VOLTAGE	Vos			10	25		20	60	μV
LONG-TERM INPUT OFFSET <sup>1</sup>									
Voltage Stability	ΔV <sub>os</sub> /time			0.3			0.4		μV/mo
INPUT OFFSET CURRENT	los			0.3	1.5		0.3	2.8	nA
INPUT BIAS CURRENT	I <sub>B</sub>		-0.2	+1.2	+2	-0.2	+1.2	+2.8	nA
INPUT NOISE VOLTAGE	e <sub>n</sub>	$f_0 = 1 \text{ Hz to } 100 \text{ Hz}^2$		118	150		118	150	nV rms
INPUT NOISE CURRENT	İn	$f_0 = 1 \text{ Hz to } 100 \text{ Hz}^2$		3	8		3	8	pA rms
INPUT RESISTANCE									
Differential Mode <sup>3</sup>	R <sub>IN</sub>		26	45		18.5	45		ΜΩ
INPUT RESISTANCE COMMON MODE	RINCM			200			200		GΩ
INPUT VOLTAGE RANGE⁴	IVR		±13	±14		±13	±14		V
COMMON-MODE REJECTION RATIO	CMRR	$V_{CM} = \pm 13 \text{ V}$	130	140		115	140		dB
POWER SUPPLY REJECTION RATIO	PSRR	$V_S = \pm 3 \text{ V to } \pm 18 \text{ V}$	115	125		110	120		dB
LARGE SIGNAL VOLTAGE GAIN	A <sub>VO</sub>	$R_L \ge 2 \text{ k}\Omega, V_O = \pm 10 \text{ V}^5$	5000	12,000		2000	6000		V/mV
OUTPUT VOLTAGE SWING	Vo	$R_L \ge 10 \text{ k}\Omega$	±13.5	±14.0		±13.5	±14.0		V
		$R_L \ge 2 \ k\Omega$	±12.5	±13.0		±12.5	±13.0		V
		$R_L \ge 1 \ k\Omega$	±12.0	±12.5		±12.0	±12.5		V
SLEW RATE <sup>2</sup>	SR	$R_L \ge 2 \ k\Omega$	0.1	0.3		0.1	0.3		V/µs
CLOSED-LOOP BANDWIDTH <sup>2</sup>	BW	$A_{VCL} = 1$	0.4	0.6		0.4	0.6		MHz
OPEN-LOOP OUTPUT RESISTANCE	Ro			60			60		Ω
POWER CONSUMPTION	P <sub>D</sub>	$V_S = \pm 15 \text{ V, no load}$		50	60		50	60	mW
		$V_S = \pm 3 \text{ V, no load}$		3.5	4.5		3.5	4.5	mW
SUPPLY CURRENT	I <sub>SY</sub>	$V_S = \pm 15 \text{ V, no load}$		1.6	2		1.6	2	mA
OFFSET ADJUSTMENT RANGE		$R_P = 20 \text{ k}\Omega$		±3	•		±3	•	mV

 $<sup>^1</sup>$  Long-term input offset voltage stability refers to the averaged trend line of  $V_{05}$  vs. time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically less than 2.0  $\mu V$ .

<sup>&</sup>lt;sup>2</sup> Sample tested.

<sup>&</sup>lt;sup>3</sup> Guaranteed by design. <sup>4</sup> Guaranteed by CMRR test condition.

 $<sup>^5</sup>$  To ensure high open-loop gain throughout the  $\pm 10$  V output range,  $A_{VO}$  is tested at -10 V  $\leq V_O \leq 0$  V, 0 V  $\leq V_O \leq +10$  V, and -10 V  $\leq V_O \leq +10$  V.

@  $V_S = \pm 15 \text{ V}$ ,  $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$ , unless otherwise noted.

Table 2.

				OP177F			OP177G		
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
INPUT									
Input Offset Voltage	Vos			15	40		20	100	μV
Average Input Offset Voltage Drift <sup>1</sup>	TCVos			0.1	0.3		0.7	1.2	μV/°C
Input Offset Current	los			0.5	2.2		0.5	4.5	nA
Average Input Offset Current Drift <sup>2</sup>	TCI <sub>os</sub>			1.5	40		1.5	85	pA/°C
Input Bias Current	I <sub>B</sub>		-0.2	+2.4	+4		+2.4	±6	nA
Average Input Bias Current Drift <sup>2</sup>	TCI <sub>B</sub>			8	40		15	60	pA/°C
Input Voltage Range <sup>3</sup>	IVR		±13	±13.5		±13	±13.5		V
COMMON-MODE REJECTION RATIO	CMRR	$V_{CM} = \pm 13 \text{ V}$	120	140		110	140		dB
POWER SUPPLY REJECTION RATIO	PSRR	$V_S = \pm 3 \text{ V to } \pm 18 \text{ V}$	110	120		106	115		dB
LARGE-SIGNAL VOLTAGE GAIN⁴	A <sub>VO</sub>	$R_L \ge 2 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	2000	6000		1000	4000		V/mV
OUTPUT VOLTAGE SWING	Vo	$R_L \geq 2 \; k\Omega$	±12	±13		±12	±13		V
POWER CONSUMPTION	P <sub>D</sub>	$V_S = \pm 15 \text{ V, no load}$		60	75		60	75	mW
SUPPLY CURRENT	I <sub>SY</sub>	$V_S = \pm 15 V$ , no load		20	2.5		2	2.5	mA

 $<sup>^{1}\,\</sup>text{TCV}_{\text{OS}}$  is sample tested.

### **TEST CIRCUITS**




Figure 3. Typical Offset Voltage Test Circuit




Figure 4. Optional Offset Nulling Circuit




Figure 5. Burn-In Circuit

<sup>&</sup>lt;sup>2</sup> Guaranteed by endpoint limits.

<sup>&</sup>lt;sup>3</sup> Guaranteed by CMRR test condition.

 $<sup>^4</sup>$  To ensure high open-loop gain throughout the  $\pm 10$  V output range, A<sub>VO</sub> is tested at -10 V  $\leq$  V<sub>0</sub>  $\leq 0$  V, 0 V  $\leq$  V<sub>0</sub>  $\leq +10$  V, and -10 V  $\leq$  V<sub>0</sub>  $\leq +10$  V.

# **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Ratings
Supply Voltage	±22 V
Internal Power Dissipation <sup>1</sup>	500 mW
Differential Input Voltage	±30 V
Input Voltage	±22 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering, 60 sec)	300°C
DICE Junction Temperature (T <sub>J</sub> )	−65°C to +150°C

 $<sup>^{\</sup>rm 1}$  For supply voltages less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for worst-case mounting conditions, that is,  $\theta_{JA}$  is specified for device in socket for PDIP;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SOIC package.

**Table 4. Thermal Resistance** 

Package Type	θја	θις	Unit
8-Lead PDIP (P-Suffix)	103	43	°C/W
8-Lead SOIC (S-Suffix)	158	43	°C/W

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Gain Linearity (Input Voltage vs. Output Voltage)




Figure 7. Power Consumption vs. Power Supply




Figure 8. Warm-Up Vos Drift (Normalized) Z Package




Figure 9. Offset Voltage Change Due to Thermal Shock




Figure 10. Open-Loop Gain vs. Temperature




Figure 11. Open-Loop Gain vs. Power Supply Voltage




Figure 12. Input Bias Current vs. Temperature




Figure 13. Input Offset Current vs. Temperature




Figure 14. Closed-Loop Response for Various Gain Configurations




Figure 15. Open-Loop Frequency Response




Figure 16. CMRR vs. Frequency




Figure 17. PSRR vs. Frequency




Figure 18. Total Input Noise Voltage vs. Frequency




Figure 19. Input Wideband Noise vs. Bandwidth (0.1 Hz to Frequency Indicated)




Figure 20. Maximum Output Swing vs. Frequency




Figure 21. Maximum Output Voltage vs. Load Resistance




Figure 22. Output Short-Circuit Current vs. Time




Figure 23. Input Bias (I<sub>B</sub>) vs. Common-Mode Voltage (V<sub>CM</sub>)

# APPLICATIONS INFORMATION

#### **GAIN LINEARITY**

The actual open-loop gain of most monolithic op amps varies at different output voltages. This nonlinearity causes errors in high closed-loop gain circuits.

It is important to know that the manufacturer's  $A_{VO}$  specification is only a part of the solution because all automated testers use endpoint testing and, therefore, show only the average gain. For example, Figure 24 shows a typical precision op amp with a respectable open-loop gain of 650 V/mV. However, the gain is not constant through the output voltage range, causing nonlinear errors. An ideal op amp shows a horizontal scope trace.

Figure 25 shows the OP177 output gain linearity trace with its truly impressive average  $A_{\rm VO}$  of 12,000 V/mV. The output trace is virtually horizontal at all points, assuring extremely high gain accuracy. Analog Devices also performs additional testing to ensure consistent high open-loop gain at various output voltages. Figure 26 is a simple open-loop gain test circuit.




Figure 24. Typical Precision Op Amp




Figure 25. Output Gain Linearity Trace




Figure 26. Open-Loop Gain Linearity Test Circuit

## THERMOCOUPLE AMPLIFIER WITH COLD-JUNCTION COMPENSATION

An example of a precision circuit is a thermocouple amplifier that must accurately amplify very low level signals without introducing linearity and offset errors to the circuit. In this circuit, an S-type thermocouple with a Seebeck coefficient of  $10.3~\mu\text{V/°C}$  produces 10.3~mV of output voltage at a temperature of  $1000^{\circ}\text{C}$ . The amplifier gain is set at 973.16, thus, it produces an output voltage of 10.024~V. Extended temperature ranges beyond  $1500^{\circ}\text{C}$  are accomplished by reducing the amplifier gain. The circuit uses a low cost diode to sense the temperature at the terminating junctions and, in turn, compensates for any ambient temperature change. The OP177, with its high openloop gain plus low offset voltage and drift, combines to yield a precise temperature sensing circuit. Circuit values for other thermocouple types are listed in Table 5.

Table 5.

Thermocouple Type	Seebeck Coefficient	R1	R2	R7	R9
K	39.2 μV/°C	110 Ω	5.76 kΩ	102 kΩ	269 kΩ
J	50.2 μV/°C	100 Ω	4.02 kΩ	80.6 kΩ	200 kΩ
S	10.3 μV/°C	100 Ω	20.5 kΩ	392 kΩ	1.07 ΜΩ




Figure 27. Thermocouple Amplifier with Cold Junction Compensation

## PRECISION HIGH GAIN DIFFERENTIAL AMPLIFIER

The high gain, gain linearity, CMRR, and low  $TCV_{OS}$  of the OP177 make it possible to obtain performance not previously available in single stage, very high gain amplifier applications. See Figure 28.

For best CMR, 
$$\frac{R1}{R2}$$
 must equal  $\frac{R3}{R4}$ 

In this example, with a 10~mV differential signal, the maximum errors are listed in Table 6.




Figure 28. Precision High Gain Differential Amplifier

Table 6. High Gain Differential Amp Performance

Туре	Amount
Common-Mode Voltage	0.1%/V
Gain Linearity, Worst Case	0.02%
TCVos	0.0003%/°C
TClos	0.008%/°C

## **ISOLATING LARGE CAPACITIVE LOADS**

The circuit shown in Figure 29 reduces maximum slew rate but allows driving capacitive loads of any size without instability. Because the 100  $\Omega$  resistor is inside the feedback loop, its effect on output impedance is reduced to insignificance by the high open loop gain of the OP177.




Figure 29. Isolating Capacitive Loads

### **BILATERAL CURRENT SOURCE**

The current sources shown in Figure 30 supply both positive and negative currents into a grounded load.

Note that

$$Z_{O} = \frac{R5 \left(\frac{R4}{R2} + 1\right)}{\frac{R5 + R4}{R2} - \frac{R3}{R1}}$$

and that for Zo to be infinite

$$\frac{R5 + R4}{R2} must = \frac{R3}{R1}$$

#### PRECISION ABSOLUTE VALUE AMPLIFIER

The high gain and low  $TCV_{OS}$  assure accurate operation with inputs from microvolts to volts. In this circuit, the signal always appears as a common-mode signal to the op amps (for details, see Figure 31).




Figure 30. Bilateral Current Source





Figure 31. Precision Absolute Value Amplifier



# PRECISION POSITIVE PEAK DETECTOR

In Figure 32,  $C_H$  must be polystyrene, Teflon\*, or polyethylene to minimize dielectric absorption and leakage. The droop rate is determined by the size of  $C_H$  and the bias current of the AD820.

# PRECISION THRESHOLD DETECTOR/AMPLIFIER

In Figure 33, when  $V_{IN}$  <  $V_{TH}$ , amplifier output swings negative, reverse biasing diode  $D_{l}.$   $V_{OUT}$  =  $V_{TH}$  if  $R_L$  =  $\infty.$  When  $V_{IN}$   $\geq$   $V_{TH}$ , the loop closes.

$$V_{OUT} = V_{TH} + \left(V_{IN} - V_{TH}\right) \left(1 + \frac{R_F}{R_S}\right)$$

 $C_{\mbox{\scriptsize C}}$  is selected to smooth the response of the loop.





Figure 33. Precision Threshold Detector/Amplifier

# **OUTLINE DIMENSIONS**




#### COMPLIANT TO JEDEC STANDARDS MS-001-BA

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 34. 8-Lead Plastic Dual In-Line Package (PDIP)
P-Suffix
(N-8)

Dimensions show in inches and (millimeters)



#### COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 35. 8-Lead Standard Small Outline Package (SOIC\_N) S-Suffix (R-8)

Dimensions shown in millimeters and (inches)

# **OP177**

# **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
OP177FP	−40°C to +85°C	8-Lead PDIP	P-Suffix (N-8)
OP177FPZ <sup>1</sup>	-40°C to +85°C	8-Lead PDIP	P-Suffix (N-8)
OP177GP	-40°C to +85°C	8-Lead PDIP	P-Suffix (N-8)
OP177GPZ <sup>1</sup>	-40°C to +85°C	8-Lead PDIP	P-Suffix (N-8)
OP177FS	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177FS-REEL	−40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177FS-REEL7	−40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177FSZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177FSZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177FSZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177GS	−40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177GS-REEL	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177GS-REEL7	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177GSZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177GSZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)
OP177GSZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	S-Suffix (R-8)

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

OP177

# **NOTES**

OP177			

NOTES