


Subject: / /

Date: / /

Assignment #1  
Report

Borna Tavassoli  
810198374

Dr. Navabi




$$j1 = \sim(a1 \wedge b1)$$

$$e1 = \overline{a+b}$$

$$k1 = \sim(\sim a \cdot b1 \cdot e0)$$

✓ we have simplified the circuit for more efficiency! ✓



3 input NAND



# Assignment #1 Report

Borna Tavassoli  
810198374

Dr. Navabi

Subject: Digital Logic

Date: / /



NOR

Delays  $\rightarrow$  NOT  $\begin{cases} \text{to } 1: 5 \\ \text{to } 0: 7 \end{cases}$  NAND  $\begin{cases} \text{to } 1: 10 \\ \text{to } 0: 8 \end{cases}$   
NOR  $\begin{cases} \text{to } 1: 10 \\ \text{to } 0: 14 \end{cases}$

Module Delays:  $j1 = a1 \sim b1$   $\begin{cases} \text{to } 1: 12 \\ \text{to } 0: 12 \end{cases}$   
 $e1 = j1 \& e0$   $\begin{cases} \text{to } 1: 12 \\ \text{to } 0: 14 \end{cases}$   $k1 = na1 \& b1 \& e0$   $\begin{cases} \text{to } 1: 12 \\ \text{to } 0: 12 \end{cases}$   
 $g1 = k1 \& g0$   $\begin{cases} \text{to } 1: 12 \\ \text{to } 0: 12 \end{cases}$



# Assignment #1 Report

Borna Taheri  
810198374

Dr. Navab

Subject:

Date: / /

## NOTES:

✓ NOTE that module delays highly depend on the circuit's implementation and can vary from 12 or 14 to 24, 26 or much higher! we have shown delays that belong to the most efficient circuit.

The path with the most delay can have 2

#26 ns delays almost; that is the path iterating

through XOR and NOR (e1) gates, which is also

highlighted in orange in the previous page. note that no two 12 ns delays can ever occur in the same path.

please note that the paths with 18 and 22 ns delays are also shown in the program.

if we look closely at the Gate level waves, we notice that they do not carry Z values! in other words, despite facing a lot of Z values when examining Transistor level waves, one will not discover such nature in Gate level waves.

✓ keep in mind the fact above, Gate level delays tend to

**YASHA**

be smaller than Transistor level delays (in a specific time). Both outputs are equal except when Transistor level waves are Z value.