

```
=====
Generated by:      Genus(TM) Synthesis Solution 21.14-s082_1
Generated on:      Apr 07 2026 06:54:37 am
Module:           reg_bank
Operating conditions: slow (balanced_tree)
Wireload mode:    enclosed
Area mode:        timing library
=====

Instance Module  Cell Count  Cell Area  Net Area  Total Area  Wireload
-----
reg_bank         186      2213.176    0.000    2213.176 <none> (D)
(D) = wireload is default in technology library
```