

Generated by: Genus(TM) Synthesis Solution 21.14-s082\_1  
Generated on: Apr 07 2026 06:54:37 am  
Module: reg\_bank  
Operating conditions: slow (balanced\_tree)  
Wireload mode: enclosed  
Area mode: timing library

| Gate      | Instances | Area     | Library |
|-----------|-----------|----------|---------|
| AND2X1    | 1         | 4.541    | slow    |
| AOI22XL   | 64        | 387.533  | slow    |
| INVXL     | 4         | 9.083    | slow    |
| NAND2BXL  | 4         | 18.166   | slow    |
| NAND2XL   | 9         | 27.248   | slow    |
| NAND4XL   | 16        | 84.773   | slow    |
| NOR2BX1   | 2         | 9.083    | slow    |
| NOR2BXL   | 5         | 22.707   | slow    |
| NOR2XL    | 17        | 51.469   | slow    |
| SDFFRHQX1 | 64        | 1598.573 | slow    |
| total     | 186       | 2213.176 |         |

| Type           | Instances | Area     | Area % |
|----------------|-----------|----------|--------|
| sequential     | 64        | 1598.573 | 72.2   |
| inverter       | 4         | 9.083    | 0.4    |
| logic          | 118       | 605.520  | 27.4   |
| physical_cells | 0         | 0.000    | 0.0    |
| total          | 186       | 2213.176 | 100.0  |