

```
=====
Generated by:      Genus(TM) Synthesis Solution 21.14-s082_1
Generated on:      Apr 07 2026 06:54:37 am
Module:           reg_bank
Operating conditions: slow (balanced_tree)
Wireload mode:    enclosed
Area mode:        timing library
=====
```

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.