

Operating conditions: slow (balanced_tree)
Wireload mode: enclosed
Area mode: timing library
=====

Path 1: MET (48 ps) Setup Check with Pin dout_reg[7]/CK->D
Group: clk
Startpoint: (R) count_reg[0]/CK
Clock: (R) clk
Endpoint: (R) dout_reg[7]/D
Clock: (R) clk

	Capture	Launch
Clock Edge:+	2000	0
Src Latency:+	0	0
Net Latency:+	0 (I)	0 (I)
Arrival:=	2000	0
Setup:-	223	
Required Time:=	1777	
Launch Clock:-	0	
Data Path:-	1728	
Slack:=	48	

#-----										
#	Timing Point	Flags	Arc	Edge	Cell	Fanout	Load (fF)	Trans (ps)	Delay (ps)	Arrival (ps) Instance Location
#-----										
	count_reg[0]/CK	-	-	R	(arrival)	82	-	0	0	0 (-,-)
	count_reg[0]/0	-	CK->Q	R	SDFFRHQX1	5	11.4	125	370	370 (-,-)
	g3344_6417/Y	-	A->Y	F	NOR2XL	4	9.9	145	134	504 (-,-)
	g3325_6161/Y	-	A->Y	R	NAND2XL	2	3.3	90	101	605 (-,-)
	g3319_8246/Y	-	B->Y	R	AND2X1	3	8.3	96	179	784 (-,-)
	g3313_1617/Y	-	B->Y	F	NAND2X1	12	24.1	338	261	1045 (-,-)
	g3311/Y	-	A->Y	R	CLKINVX1	5	9.0	152	155	1200 (-,-)
	g3308_2398/Y	-	A->Y	R	AND3X1	8	18.1	189	318	1518 (-,-)
	g3269_4733/Y	-	A1->Y	F	AQI22XL	1	1.6	130	124	1642 (-,-)
	g3177_6783/Y	-	B->Y	R	NAND4XL	1	1.6	91	87	1728 (-,-)
	dout_reg[7]/D	<<<	-	R	DFFQX1	1	-	-	0	1728 (-,-)
#-----										