

Generated by: Genus(TM) Synthesis Solution 21.14-s082_1
Generated on: Apr 02 2026 10:40:05 am
Module: mealy_1011
Operating conditions: slow (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

Gate	Instances	Area	Library
AND3XL	1	6.055	slow
DFFRHQX1	1	20.436	slow
INVXL	1	2.271	slow
NOR2BXL	1	4.541	slow
SDFFRHQX1	1	24.978	slow
total	5	58.281	

Type	Instances	Area	Area %
sequential	2	45.414	77.9
inverter	1	2.271	3.9
logic	2	10.597	18.2
physical_cells	0	0.000	0.0
total	5	58.281	100.0