

Generated by: Genus(TM) Synthesis Solution 21.14-s082\_1  
Generated on: Apr 07 2026 05:46:35 am  
Module: pipeline  
Operating conditions: slow (balanced\_tree)  
Wireload mode: enclosed  
Area mode: timing library

| Gate       | Instances | Area    | Library |
|------------|-----------|---------|---------|
| ADDFX1     | 6         | 118.076 | slow    |
| AND2X1     | 1         | 4.541   | slow    |
| A0I2BB1XL  | 1         | 6.055   | slow    |
| DFFRHQX1   | 23        | 470.035 | slow    |
| INVXL      | 2         | 4.541   | slow    |
| NAND2XL    | 1         | 3.028   | slow    |
| OAI21XL    | 1         | 4.541   | slow    |
| SDDFFRHQX1 | 1         | 24.978  | slow    |
| total      | 36        | 635.796 |         |

| Type           | Instances | Area    | Area % |
|----------------|-----------|---------|--------|
| sequential     | 24        | 495.013 | 77.9   |
| inverter       | 2         | 4.541   | 0.7    |
| logic          | 10        | 136.242 | 21.4   |
| physical_cells | 0         | 0.000   | 0.0    |
| total          | 36        | 635.796 | 100.0  |