

Generated by: Genus(TM) Synthesis Solution 21.14-s082_1
Generated on: Apr 07 2026 06:16:05 am
Module: lfsr
Operating conditions: slow (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

Gate	Instances	Area	Library
DFFRHQX1	3	61.309	slow
INVXL	2	4.541	slow
SDFFSHQX1	1	27.248	slow
total	6	93.099	

Type	Instances	Area	Area %
sequential	4	88.557	95.1
inverter	2	4.541	4.9
physical_cells	0	0.000	0.0
total	6	93.099	100.0