Nome: _____ Matrícula: ____

[5 pontos] 1. Modelando um RISC e o testbench






Figura 1

[1,5 pontos] 2. Modelando um ULA





Opcode/ Instruction	Opcode Encoding	Operation	Output		
HLT	000	PASS A	in_a => alu_out		
SKZ	001	PASS A	in_a => alu_out		
ADD	010	ADD	in_a + in_b => alu_out		
AND	011	AND	in_a & in_b => alu_out		
XOR	100	XOR	in_a ^ in_b => alu_out		
LDA	101	PASS B	in_b => alu_out		
STO	110	PASS A	in_a => alu_out		
ЈМР	111	PASS A	in_a => alu_out		

[1,5 pontos] 3. Modelando um mémoria



[2 pontos] 4. Modelando um FSM





Outputs		Phase						Notes	
	INST_ ADDR	INST_ FETCH	INST_ LOAD	IDLE	OP_ ADDR	OP_ FETCH	ALU_ OP	STORE	
sel	1	1	1	1	0	0	0	0	ALU_OP = 1 if opcode
rd	0	1	1	1	0	ALUOP	ALUOP	ALUOP	
ld_ir	0	0	1	1	0	0	0	0	
halt	0	0	0	0	HALT	0	0	0	is ADD
inc_pc	0	0	0	0	1	0	SKZ && zero	0	XOR O
ld ac	0	0	0	0	0	0	0	ALUOP	
ld_pc	0	0	0	0	0	0	JMP	JMP	
wr	0	0	0	0	0	0	0	STO	
data e	0	0	0	0	0	0	STO	STO	