

Nome: _____ Matrícula: _____

[5 pontos] 1. Modelando um RISC e o testbench






Figura 1

[1,5 pontos] 2. Modelando um ULA





Opcode/ Instruction	Opcode Encoding	Operation	Output
HLT	000	PASS A	$in_a \Rightarrow alu_out$
SKZ	001	PASS A	$in_a \Rightarrow alu_out$
ADD	010	ADD	$in_a + in_b \Rightarrow alu_out$
AND	011	AND	$in_a \& in_b \Rightarrow alu_out$
XOR	100	XOR	$in_a \wedge in_b \Rightarrow alu_out$
LDA	101	PASS B	$in_b \Rightarrow alu_out$
STO	110	PASS A	$in_a \Rightarrow alu_out$
JMP	111	PASS A	$in_a \Rightarrow alu_out$

[1,5 pontos] 3. Modelando um memória



[2 pontos] 4. Modelando um FSM





Outputs	Phase						Notes		
	INST_ADDR	INST_FETCH	INST_LOAD	IDLE	OP_ADDR	OP_FETCH	ALU_OP	STORE	
sel	1	1	1	1	0	0	0	0	ALU_OP = 1 if opcode is ADD, AND, XOR or LDA
rd	0	1	1	1	0	ALUOP	ALUOP	ALUOP	
ld_ir	0	0	1	1	0	0	0	0	
halt	0	0	0	0	HALT	0	0	0	
inc_pc	0	0	0	0	1	0	SKZ && zero	0	
ld_ac	0	0	0	0	0	0	0	ALUOP	
ld_pc	0	0	0	0	0	0	JMP	JMP	
wr	0	0	0	0	0	0	0	STO	
data_e	0	0	0	0	0	0	STO	STO	