65

67

83

Accurate Estimation of CMOS Power Consumption Considering Glitches by Using Waveform Lookup

Michael Meixner and Tobias G. Noll

Abstract—Gate-level power estimation methodologies are often considered as a sign-off level reference for digital circuit design. Nevertheless, when gate delays and related effects like glitches are taken into account, commercial state-of-the-art gate-level power estimators show surprisingly large estimation errors. Following an analysis of factors causing these inaccuracies, a novel gate-relevel power estimation approach is proposed, which combines lookup-based macromodels with the accuracy of analog signal waveforms and achieves significantly better results under the influence of glitches.

11 Index Terms—Dynamic energy dissipation, gate delay effects, 12 gate level, glitches, power estimation.

I. INTRODUCTION

PHYSICAL circuit simulation is the most reliable source for power estimation prior to measurement of silicon. However, due to the complexity of today's circuits, sign-off level power estimations are commonly performed on higher levels of abstraction particularly on the gate level where established estimation flows exist. Power analysis on the gate level abstracts from currents and voltages by only considering switching events and boolean logic states. The related power consumption is derived from characterized lookup tables. The abstraction from numerous physical effects that allows for speedup leads to inaccuracies. Benchmarks of gate-level power estimators which are detailed in the last section revealed errors of up to 39% and a mean error of 13% for the estimated dynamic energy dissipation compared to circuit simulation.

This work aims at improving power estimation accuracy on the gate level. The focus is on effects due to signal delays that are handled poorly by current estimation approaches but often significantly contribute to power consumption. Despite the rising influence of leakage power, for most applications the main contribution to power consumption is still caused by switching of circuit nodes. An accurate prediction of switching activities therefore promises high estimation accuracy. Due to glitches which are caused by unaligned transitions on different inputs of gates the outputs might feature multiple transitions in a single clock cycle. These spurious transitions typically form a contribution of 20%–30% of the power consumption but depending on circuit topology can reach contributions of

Manuscript received August 25, 2016; revised October 23, 2016; accepted December 17, 2016. Date of publication December 20, 2016; date of current version June 23, 2017. This brief was recommended by Associate Editor D. Chen.

The authors are with the Chair of Electrical Engineering and Computer Systems, RWTH Aachen University, 52056 Aachen, Germany (e-mail: meixner@eecs.rwth-aachen.de; tgn@eecs.rwth-aachen.de).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSII.2016.2642179

up to 70% [1] not least because once a glitch is created it might
propagate through downstream gates. Accurately predicting
the number and properties of these glitches on higher levels
of abstraction is challenging, as they are strongly dependent
on physical circuit properties.

42
43
44
45
46

Early efforts to consider glitching in power estimation focused on evaluation of switching activity by modified simulators (e.g., [2] and [3]) or probabilistic means (e.g., [4] and [5]). When they were considered at all, partialswing transitions were determined in a postprocessing step to derive scaling factors to the power consumption of the related full-swing transitions. In addition, there have been several approaches of encapsulation of functional blocks inside macromodels that consider glitches on the inputs. Examples include models for components of digital arithmetic such as adders or multipliers [6], [7] or even full subcircuits [8]. These approaches require the estimated circuit to be composed of the characterized word-level components. Depending on model size, this severely restricts general applicability. In addition, due to the fundamental changes to the estimation flow these high-level models are generally more suitable for design space exploration than for the analysis of actual designs. In contrast, the proposed approach aims at improving power estimation by accurate handling of glitches without sacrificing flexibility or requiring adoption of different design styles.

II. SHORTCOMINGS OF STATE-OF-THE-ART GATE-LEVEL POWER ESTIMATORS

In the first phase of state-of-the-art gate-level power estimation, the switching activities of all nodes in the netlist are determined. These activities are used in the second phase to look up the related power consumption from the cell library. To be able to consider delay effects like glitches, the evaluation of switching activity needs to take realistic gate delays into account. These load-dependent delays can be estimated by static timing analysis and annotated for logic simulation. As an alternative, probabilistic methods can be used to estimate switching activities. These approaches suffer from similar problems as logic simulation but introduce additional challenges like handling of signal correlation due to reconvergent fanout. The shortcomings of state-of-the-art power estimation highlighted in the following paragraphs will serve as a motivation for the proposed estimation approach.

A. Errors Due to Logic Simulation

A limitation that is inherent to logic simulation is the restriction to two signal levels and the abstraction from finite transition slopes. In contrast, glitches occurring during actual operation of the circuit do not necessarily feature full-swing 88




Fig. 1. Example of glitch propagation and related switching power. (a) Output pulse width. (b) Power consumption.

89 transitions due to limited signal slopes. The second effect that 90 is hard to model in logic simulation is the impact of a glitch 91 on the input of a gate on the output. In logic simulators this 92 propagation characteristic is commonly implemented by using 93 inertial gate delays [9] which prevent pulses that are shorter 94 than the gate delay from propagating to the gate output. This a simplification since the physical effect of a short pulse 96 at the input is often visible as a partial swing pulse at the 97 output. Fig. 1(a) shows the relationship between the input 98 and output pulse widths for a NAND gate and a multistage 99 XNOR gate. As opposed to logic simulation with glitch fil-100 tering, circuit simulation does not show an abrupt cut-off of the propagation of short input pulses. Fig. 1(b) demonstrates 102 that pulses that do not feature full swing transitions may 103 nevertheless significantly contribute to power consumption. Inertial glitch filtering causes overestimated power consump-105 tion when small glitches are applied to the NAND gate while 106 it would potentially lead to underestimation of the XNOR gate 107 by rejecting too many glitches. This simple example demon-108 strates that the gate delay alone is not a good measure for glitch 109 filtering.

110 B. Errors Due to Energy Lookup

124

125

Additional shortcomings are caused by simplifications of 112 the cell libraries, most fundamentally by the restriction to the characterization of single-input events [10]. Therefore, 114 power consumption related to quasisimultaneous switching of 115 multiple inputs can only be approximated. This problem is 116 most severe for gates like full adders or XOR gates for which 117 switching of the individual inputs always results in switching 118 of the output while quasisimultaneous switching of multiple 119 inputs might not cause the output state to change. As the 120 lookup tables in the cell library for these cells do not contain events for switching of inputs without activity on the out-122 put, no matching power values can be found for either of the switching events and the power cannot be estimated at all.

III. POSSIBLE MODIFICATIONS OF THE **ESTIMATION METHODOLOGY**

The restriction to single-input events could be avoided by 126 127 the adoption of a more complex characterization that includes 128 multi-input events as well. Because of the critical importance 129 of the timing offset between switching on multiple inputs, significant number of offsets would have to be consid-131 ered during characterization. This change would be costly in




Fig. 2. Output response of a two-input XOR gate to different input events. (a) Transition on A. (b) Pulse on B. (c) Both input events.

terms of characterization effort but could potentially reduce 132 the estimation errors with only a small overhead in estimation 133 runtime. In contrast, the simplified handling of glitches cannot 134 be fully corrected by preprocessing or postprocessing of data 135 relevant to the logic simulator. A proposed method targeting 136 this shortcoming appends information regarding the transition 137 slopes to each signal change [11]. Using a custom character- 138 ization of the gates, this allows for more accurate filtering of 139 glitch pulses. Pulses that are prevented from propagation dur- 140 ing simulation are used in a postprocessing step to consider 141 the energy due to partial-swing pulses. This approach cannot 142 adequately handle correlations between multiple transitions on 143 different inputs especially when one of the inputs features a 144 partial swing glitch pulse. This problem is demonstrated in 145 Fig. 2, which shows the inputs A and B and output Y of an 146 XOR gate. The first two columns show the response to a full 147 transition and a short pulse on one of the inputs, respectively. 148 The third column demonstrates that the response to quasisi- 149 multaneous stimulation with both events significantly differs 150 from the superposition of the individual responses.

IV. EVENT-BASED LOOKUP OF POWER WAVEFORMS

151

171

Handling of complex delay effects leading to generation and 153 filtering of glitches requires more information on the switching 154 waveforms than produced by logic simulation. The proposed 155 approach combines the runtime advantages of lookup-based 156 power estimation with the accuracy of analog signal wave- 157 forms. It extends the lookup tables by multi-input events with 158 varying offsets as well as events involving glitches. In addi- 159 tion, the analog waveform response at the output is stored in 160 the library for each event combination along with the supply 161 current waveform which defines the power consumption. This 162 output waveform is used as an accurate input during power 163 estimation of the next gate, thereby allowing consecutive pro- 164 cessing of the whole circuit. This completely removes logic 165 simulation from the estimation flow, and therefore, avoids all 166 error sources related to suboptimal handling of glitches during 167 simulation. Estimation for each gate is performed in multiple 168 steps.

- 1) The signal characteristics of the nets connected to the 170 inputs are retrieved from the local database.
- Switching events on different inputs that occur in close 172 temporal proximity are grouped into event combinations. 173
- The supply current as well as the output voltage response 174 of each combination is looked up from the library.
- 4) The potentially overlapping voltage and current 176 responses are combined. The resulting supply current 1777 waveform is used to calculate the power consumption.




Fig. 3. Annotated characteristics for an event combination K_0 consisting of two switching events

5) The voltage waveform at the output is analyzed to retrieve the relevant signal characteristics which are stored in the local database for use in subsequent estimations.

183 A. Signal Characteristics for Power Waveform lookup

179

180

181

182

The method discussed here is similar to logic simulators 185 in that individual events on circuit nodes are considered. 186 However, in contrast to logic simulation, an event is not sim-187 ply defined by a change of the logic state at a time t but annotated with more detailed characteristics. One of these 189 properties is the transition slope s of each event. For glitch 190 propagation, a vital property is the shape of the pulse which is characterized by its width w. This way partial- and full-swing glitches can be equally described and the pulse height can be 193 determined from the transition slope. A full-swing transition is denoted by a pulse width w = -1. An example for this anno-195 tation of characteristics to each event is depicted in Fig. 3 for 196 both a full-swing transition and a partial-swing pulse. Event 197 times are defined at 50% signal swing or maximum of the pulse, respectively, pulse widths are measured at 10% of signal 198 199 swing and slopes are considered from 10% to 90% thresholds.

Each analyzed signal is decomposed into switching events that correspond to those considered during characterization. A 201 202 crucial parameter is the threshold that determines whether two 203 consecutive full-swing transitions are considered as a glitch or as two separate events. Especially, for complex multistage 205 gates and multi-input events the characterization of full-swing 206 glitches compared to the concatenation of two separate transi-207 tions can result in a large gain in accuracy due to increasing 208 importance of interactions. A suitable compromise between 209 characterization effort and accuracy was found to be an upper 210 glitch width of the maximum of either the gate delay or four 211 times the transition time.

212 B. Grouping Into Event Combinations

Since the influence of each input event on the output and supply current is limited in time to a gate-specific interval δ_t , 215 interdependencies between events on multiple inputs only need be considered for events within a maximum distance of δ_t 217 from each other. Each event combination K_i is defined as the $_{218}$ ordered list of events on all N gate inputs. To derive a unique 219 representation of the event combination that corresponds to 220 the library, all time offsets t_i' are defined relative to the earliest event in the combination j which is retained as the combination 222 time offset τ_i . The lookup is simplified by only considering 223 the average transition slope $\overline{s_i}$ of all switching inputs during 224 an event combination which is reasonable for well designed 225 circuits. The logic states l_i of all N inputs at the beginning of

the event combination form the combined decimal equivalent 226 state $L_j = \sum_{i=0}^{N-1} l_i \cdot 2^i$. Each event combination used during library lookup can therefore be written as

$$K_{i} = \left[\tau_{i}, \overline{s_{i}}, L_{i}, \left(\left(w_{0}, t'_{0}\right), \dots, \left(w_{N-1}, t'_{N-1}\right)\right)\right]$$
 (1) 229

where the last parameter is a list of tuples specifying the pulse 230 width w_i and event time offset t'_i for each of the N inputs. 231 For the example depicted in Fig. 3, the event combination 232 with N=2 inputs features a combination time offset $\tau_0=233$ $\min\{t_{0,0}, t_{1,0}\} = 0.1 \text{ with } t'_{0,0} = t_{0,0} - \tau_0 = 0 \text{ and } t'_{1,0} = 234$ $t_{1,0} - \tau_0 = 0.05$. The average transition slope for the example 235 is calculated as $\overline{s_0} = \frac{1}{2}(s_{0,0} + s_{1,0}) = 28.5$ and the combined 236 input state is $L_0 = l_{0,0}^2 \cdot 2^0 + l_{1,0} \cdot 2^1 = 1$ which results in 237 $K_0 = [0.1, 28.5, 1, ((-1, 0), (0.06, 0.05))],$ where the units of 238 all times and slopes are omitted for the sake of brevity.

C. Library Lookup and Concatenation of Waveforms

The effect of each event combination K_i on the supply cur- 241 rent as well as on the gate output voltage can be looked up 242 from the characterization library. Both effects are stored as 243 piecewise linear approximation waveforms where the position 244 and number of supporting points is optimized for accuracy and 245 storage size. In addition to the event combination parameters 246 (with exception of the time offset τ_i), both waveforms exhibit 247 a strong dependency on the capacitive load C_{load} at the gate 248 output which forms an additional lookup parameter.

The waveform segments at the gate output and the sup- 250 ply current that correspond to the event combinations need to 251 be superimposed in order to obtain the full waveforms span- 252 ning the whole estimation time. First, all looked-up waveform 253 segments are moved in time according to the offset τ_i cor- 254 responding to the respective event combination K_i . In case 255 the resulting segments are nonoverlapping in time, the out- 256 put and supply current waveforms can be obtained by simple 257 concatenation of the segments. For closely spaced events it 258 is possible for consecutive waveform segments to overlap in 259 selected time windows. In that case the output waveform is 260 constructed using the first intersection of both waveforms as 261 the time where control over the output state switches from one 262 segment to the next.

Due to this concatenation of analog signal waveforms the 264 estimation retains full information about glitch creation and 265 propagation. In order to perform analysis for gates in sub- 266 sequent estimations steps, the output voltage waveform is 267 analyzed in the same way as the gate inputs before, resulting 268 in a number of event tuples (l, w, t, s), consisting of the logic 269 state l at the beginning of the event, the potential pulse width $_{270}$ w, the event time t and the signal slope s. These events are $\frac{271}{2}$ stored in the local signal database until needed in subsequent 272 estimations. The supply current waveform on the other hand 273 can be integrated in order to obtain the power consumption of 274 the current gate.

V. CHARACTERIZATION COMPLEXITY

275

The generation of a sufficiently accurate characterization 277 library is a one-time cost but nevertheless requires some atten- 278 tion in order not to restrict the overall accuracy and keep the 279 storage size of the library in manageable limits. In the follow- 280 ing, the operator $n(\cdot)$ denotes the number of possible parameter 281

318

282 values. The number of distinct combinations to characterize for 283 a gate with N inputs that drives a capacitive output load C_{load} 284 can be given as

²⁸⁵
$$n_{\text{comb}} = 2^N \cdot \text{n}(C_{\text{load}}) \cdot \text{n}(\overline{s}) \cdot \left[(\text{n}(w) \cdot \text{n}(t) + 1)^N - (\text{n}(w) \times (\text{n}(t) - 1) + 1)^N + 1 \right].$$
 (2)


287 This exponential growth of combinations severely limits the 288 number of pulse widths and event times that could be char-289 acterized in reasonable time for gates with large number of 290 inputs. The proposed estimation approach limits the number of inputs n_{sw} that are assumed to feature quasisimultaneous 292 switching events. This simplification can be motivated by the reasoning that it becomes increasingly improbable for larger number of inputs to switch at the same time. This way, the 295 number of event combinations to characterize for a gate with $\geq n_{\rm sw}$ inputs is reduced to

²⁹⁷
$$n_{\text{comb},n_{\text{sw}}} = 2^N \operatorname{n}(C_{\text{load}}) \operatorname{n}(\overline{s})$$
²⁹⁸ $\times \sum_{k=1}^{n_{\text{sw}}} {N \choose k} \left(\operatorname{n}(w)^k \operatorname{n}(t)^k - \operatorname{n}(w)^k (\operatorname{n}(t) - 1)^k \right)$ (3)

which limits the inner term to cubic complexity for an empir $n_{sw} = 3$. Each combination is simulated analogous to conventional library characterization using an automated process. The resulting waveforms can be compressed using the same base curve technology that is employed 304 for compact-CCS models which already require analysis and 305 storage of current waveforms [10]. Although the number of 306 switching events to characterize is increased by up to four 307 orders of magnitude, a large number of combinations result either highly similar output waveforms or negligible output switching. This can be exploited for intelligent selection of 310 switching combinations to characterize and for further reduc-311 tions of the storage requirements. Without employing these 312 compression techniques, the prototype implementation results 313 in a characterization library that is approximately 800 times larger than a conventional library. Base curve technology alone 315 could reduce this size by a factor of 3-5 without affecting 316 accuracy [10]. As with conventional library characterization, 317 the process can be parallelized to arbitrary degrees.

VI. DEMONSTRATION OF ESTIMATION FLOW

As a demonstration of the proposed power estimation based 320 on waveform lookup, the estimation workflow for a single gate will be examined in detail. The signals shown in Fig. 4(a) are assumed to be connected to a 4-input XNOR gate. These wave-323 forms could form primary inputs to the circuit or could result 324 from a previous estimation iteration. Prior to the actual estima-325 tion all waveforms are decomposed into switching events, that can be written as 4-tuples as defined before. In the next step, combinations of events within a maximum distance of δ_t are 328 formed. For the example in Fig. 4(a), the switching events of the individual inputs can be separated into three intervals. This 330 results in four event combinations because the second switching interval needs to be separated into two event combinations 332 to satisfy the constraint chosen during library characterization 333 that a maximum of three inputs would switch during an event 334 combination. Prior to library lookup all event combinations are shifted in time to derive the event offset τ_i . The combined input 336 state L_i at the start of the event combination is calculated and






Fig. 4. Waveform lookup demonstration for a 4-input XNOR gate. (a) Input signals to the XNOR gate with event characteristics. (b) Output effects of all event combinations and resulting superposition.

the mean transition slope of all switching inputs $\overline{s_i}$ is derived, 337 which results in

$$K_0 = [0.3, 8.2, 10, ((0,0), (-1,0), (-1,0.01), (0,0))]$$

$$K_{1a} = [3.4, 8.3, 12, ((-1,0), (0,0), (-1,0.06), (-1,0.23))]$$

$$K_{1b} = [3.6, 11, 9, ((0,0), (-1,0.25), (0,0), (-1,0))]$$

$$K_2 = [6.4, 11, 3, ((0,0), (-1,0.13), (0.25,0), (0,0))].$$
342

These normalized event combinations in combination with the 343 capacitive output load C_{load} , derived from the netlist and parasitic extraction of interconnects, correspond to the scenarios 345 characterized in the library. This allows lookup of the volt- 346 age waveform at the gate output as well as of the supply 347 current waveform for each combination. The first four rows 348 in Fig. 4(b) correspond to the effect on the output wave- 349 form of each of the four event combinations which have 350 already been shifted in time by τ_i to reverse the normalization. 351 The estimation result of the output waveform is obtained by 352 concatenation of these looked-up segments. The overlapping 353 effects of K_{1a} and K_{1b} are combined by truncating both segments at the first intersection of both waveforms. In the fifth 355 row of Fig. 4(b), the estimated waveform is compared to the 356 result of a physical-level circuit simulation stimulated by the 357 same input waveforms. After analysis of the switching events 358 on the output node, which results in signal statistics to be used 359 in subsequent logic levels, this voltage waveform is no longer 360 required in the estimation flow. The supply current waveform 361 that can be integrated to obtain the actual power estimation is 362 plotted in the sixth row of the figure. It is constructed from 363 segments related to all event combinations in the same way as 364 the output voltage response and shows the same high level of 365 estimation accuracy.

366

428

429

431

435

437

438

444

446

448

449

450

453

454


455

457


458

459

462



Comparison of estimation accuracy of proposed event-based waveform lookup compared to state-of-the-art commercial power estimator.



Runtime of proposed estimation for various circuit sizes.

367

368

369

390

391

VII. ESTIMATION ACCURACY AND COMPUTATIONAL COMPLEXITY

To evaluate the accuracy of the proposed approach, a range 370 of circuits was analyzed using both the proposed waveform lookup and a commercial gate-level power estimator. The ref-372 erence power consumption data against which the estimations are compared was generated using circuit simulation. This analysis was carried out using three different advanced com-375 mercial CMOS technologies: CMOS40 is a 40-nm CMOS 376 technology while CMOS28a and CMOS28b are both 28-nm CMOS technologies from two different foundries. All bench-378 mark circuits were implemented using the foundry-supplied 379 general purpose standard cell libraries. Fig. 5 compares the 380 accuracy of the proposed approach to that of a state-of-the-381 art gate-level power estimator for the ISCAS85 benchmark set [12]. The improvements in accuracy result in a mean error of only 4.7% for all circuits and technologies compared to 13.1% for state-of-the-art tools. The maximum error observed 385 for this benchmark set is 12.6% for the proposed approach in contrast to 38.6% for commercial power estimators. The high-387 est gains in accuracy can be observed for circuits containing many XNOR gates (c499/c1355), where multi-input transitions are of critical importance, or deep logic paths of full adders (c6288), which suffer from excessive glitch propagation.

Since the proposed approach traverses the circuit hierar-392 chy iteratively by logic levels and performs power estimation 393 for each logic gate separately, the computational complexity of the algorithm grows linearly with circuit size, similar conventional gate-level power estimators. Concepts like 396 caching of interpolated waveform results can be applied to further reduce the runtime while the fact that all estima-398 tions at the same logic level are uncorrelated lends itself to 399 parallel implementations. The linear runtime complexity of the 400 prototype implementation of the proposed algorithm based on 401 MATLAB is demonstrated in Fig. 6. It outperforms highly

optimized commercial circuit simulators by a factor of 50 for 402 circuits with 1000 gates. The speedup increases with growing 403 circuit size as expected. State-of-the-art gate-level power esti- 404 mators on the other hand exhibit runtimes that are faster by a 405 factor of approximately 200. However, due to similar computational complexity it can be assumed that runtime-optimized 407 implementations of the proposed approach will significantly 408 reduce this gap without sacrificing the superior accuracy.

VIII. CONCLUSION

A novel power estimation approach is proposed that reduces 411 the inaccuracies of state-of-the-art estimation flows by work- 412 ing on looked-up signal waveform segments. While current 413 gate-level power estimators rely on switching activity informa- 414 tion generated in an error-prone preparatory logic simulation 415 probabilistic propagation, the proposed approach inher- 416 ently handles propagation of complex switching events. This is 417 achieved by recording the voltage response at the gate output 418 caused by switching on gate inputs during precharacterization 419 in addition to related supply current. The characterization of 420 multi-input events as well as partial-swing glitch pulses allows 421 for accurate estimation of glitch generation and propagation, 422 which has been shown to be a limiting factor for the accu- 423 racy of current gate-level power estimators. The estimation 424 results obtained by the proposed approach were demonstrated 425 to reach a high level of accuracy even for circuits suffering 426 from complex signal delay effects that result in significant 427 errors in state-of-the-art estimation methodologies.

REFERENCES

- [1] M. Meixner and T. G. Noll, "Limits of gate-level power estimation 430 considering real delay effects and glitches," in Proc. Int. Symp. SoC, Tampere, Finland, 2014, pp. 1-7.
- C. M. Huizer, "Power dissipation analysis of CMOS VLSI circuits by means of switch-level simulation," in Proc. Eur. Solid State Circuits 434 Conf., Grenoble, France, 1990, pp. 61-64.
- [3] P. Israsena and S. Summerfield, "Novel pattern-based power estimation 436 tool with accurate glitch modeling," in Proc. Int. Symp. Circuits Syst., Geneva, Switzerland, 2000, pp. 721-724.
- [4] F. Hu and V. D. Agrawal, "Enhanced dual-transition probabilistic power 439 estimation with selective supergate analysis," in Proc. Int. Conf. Comput. 440 Design, San Jose, CA, USA, 2005, pp. 366-369.
- Z. Hao et al., "Statistical full-chip dynamic power estimation consid-442 ering spatial correlations," in Proc. Int. Symp. Qual. Electron. Design, 443 Santa Clara, CA, USA, 2011, pp. 1-6.
- [6] A. Raghunathan, S. Dey, and N. K. Jha, "High-level macro-modeling and 445 estimation techniques for switching activity and power consumption," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 4, pp. 538-557, Aug. 2003.
- M. Meixner and T. G. Noll, "Statistical modeling of glitching effects in estimation of dynamic power consumption," in Proc. Int. Conf. VLSI Design, Mumbai, India, 2014, pp. 415-420.
- [8] X. Liu and M. C. Papaefthymiou, "Incorporation of input glitches into 452 power macromodeling," in Proc. Int. Symp. Circuits Syst., Scottsdale, AZ, USA, 2002, pp. IV-846-IV-849.
- [9] VCS MX User Guide, Synopsys, Mountain View, CA, USA, 2013.
- [10] Liberty User Guide, Volume 1, Synopsys, Mountain View, CA, USA, 456 2013
- M. Dietrich and J. Haase, Process Variations and Probabilistic Integrated Circuit Design. New York, NY, USA: Springer, 2012.
- F. Brglez and H. Fujtwara, "A neutral netlist of 10 combinational bench-460 mark circuits," in Proc. IEEE Int. Symp. Circuits Syst., Kyoto, Japan, 461 1985, pp. 677-692.