




Power Ports



Inputs




Programming Header




ATSAMD21 MCU

Calculation of crystal load capacitors:
 $C_{LOAD} = \frac{([C_{XIN} + C_{LEXT}] * [C_{XOUT} + C_{LEXT}])}{([C_{XIN} + C_{LEXT} + C_{LEXT} + C_{XOUT}]) + C_{STRAY}}$
 $C_{LOAD} = 12.0pF$ (from crystal datasheet)
 $C_{XIN32} = 3.1pF$ (from MCU datasheet)
 $C_{XOUT} = 3.3pF$ (from MCU datasheet)
 $C_{STRAY} = 0.5pF$ (estimate)
 $C_{LEXT} = 19.8pF$




Arduino Header


Routing note:
 - Placement of female headers must match Arduino Zero Shield



Outputs




Buttons



Routing note:
 - REV2: Place BTN1 (PB4) rightmost, then BTN2 and BTN3 leftmost

LEDs



Maximum V_f is 2.3V
 $5 - 2.3 = 2.7V / 1k\Omega \rightarrow$ around 3mA

Copyright CERN 2017–2023.
 This documentation describes Open Hardware and is licensed under the CERN OHL–W v2.0+.
 You may redistribute and modify this under the terms of the CERN OHL–W v2.0+ (<http://ohwr.org/CERNOHL>).
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING BUT NOT LIMITED TO MERCHANTABILITY, SATISFACTORY QUALITY AND SUITABILITY FOR A PARTICULAR PURPOSE.
 Please see the CERN OHL v2.0 for applicable conditions.


Project/Equipment: CROME

KiCad E.D.A. 8.99.0–2230–g1cc11bc589

Document

ACCURATE 2 Evaluation Board
 /MCU/

Designer
 Drawn by Liverud, Consani
 Checked by
 Last Mod. 2025–01–22
 File: MCU.kicad_sch




European Organization for Nuclear Research
 CH–1211 Genève 23 – Switzerland


Sheet: 3 of 6

A3 A


Power Ports




Inputs



FPGA/MCU I2C Headers




J17 (board oriented with ACCURATE up):
 || Use I2C from FPGA (Default)
 ..
 || Use I2C from MCU



J18 (board oriented with ACCURATE up):
 || Use I2C from FPGA (Default)
 ..
 || Use I2C from MCU


Humidity and Temperature sensor




SHT41-A
 I2C Address: 0x44

Routing note:
 - Place close to ACCURATE2 ASIC

Outputs




Shielding box



Routing note:
 - Add shielding guard similar to Lambda1 board (EDA-03726-V3-0)
 - Place J3 and J4 connectors inside shield box on bottom side of board
 - Every component on this sheet except for headers should be below the shield

DACs

Routing note:
 - Place capacitors close to the destination
 - Possible to swap signals for easier routing




Resistors for setting hysteresis for direct slope

I2C Address: 0x48

Accurate ASIC


Routing note:
 - REV2: Put solder mask on input lines
 - REV2: Smaller capacitors must be placed closest to chip
 - REV2: Place decoupling capacitors as close as possible to the pads




Routing note:
 - IC14 shall be placed in the middle of IC12. The PCB-pads of IC14 shall be deleted in the layout. This is to have both the option of the packaged and bonded version of the ASIC
 - The solder mask should be extended outside of IC12's pads
 - Do not route under the chip
 - Place capacitors as close as possible to the chip, with privilege to the smallest one
 - Enable.Low, Enable.Medium, Enable.High, and FPGA_CLK should be length matched, max 1 ns delay difference
 - Place C73 as close as possible to Current_In junction

Buffers

Buffers required due to dynamic loads which needs large bypass caps to drive.



OTA ADC



Single-pole low-pass differential filter:
 $f_{\text{MD}} = 250\text{kHz}$ (ADC sampling frequency)
 $f_{\text{CM}} = 16\text{kHz}$ (Common Mode noise cutoff frequency, at least 1 decade smaller than f_{MD})
 $f_{\text{DIFF}} = 1.6\text{kHz}$ (Differential noise cutoff frequency, one decade less than f_{CM})

Connected to Vcm to lower input voltage to be able to use lower range
 With 2V setting, steps of 250 aC, so not full ACCURATE range

I2C Address: 0x49

Copyright CERN 2017–2023.
 This documentation describes Open Hardware and is licensed under the CERN OHL–W v2.0+.
 You may redistribute and modify this under the terms of the CERN OHL–W v2.0+ (<http://ohwr.org/CERNOHL>).
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING BUT NOT LIMITED TO MERCHANTABILITY, SATISFACTORY QUALITY AND SUITABILITY FOR A PARTICULAR PURPOSE.
 Please see the CERN OHL v2.0 for applicable conditions.

Project/Equipment: CROME

KiCad E.D.A. 8.99.0–2230–g1cc11bc589

Document


ACCURATE 2 Evaluation Board
 /ACCURATE ASIC/

Designer
 Drawn by Liverud, Consani
 Checked by
 Last Mod. 2025–01–22
 File: ACCURATE ASIC.kicad_sch


European Organization for Nuclear Research
 CH–1211 Genève 23 – Switzerland

Sheet: 5 of 6
 A3 A


Power Ports



Inputs



OLED Display



Copyright CERN 2017–2023.
This documentation describes Open Hardware and is licensed under the CERN OHL–W v2.0+.
You may redistribute and modify this under the terms of the CERN OHL–W v2.0+ (<http://ohwr.org/CERNOHL>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING BUT NOT LIMITED TO MERCHANTABILITY, SATISFACTORY QUALITY AND SUITABILITY FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v2.0 for applicable conditions.

Project/Equipment: **CROME**

KiCad E.D.A. 8.99.0–2230–g1cc11bc589

Document



ACCURATE 2 Evaluation Board

/Display/

Designer	
Drawn by	Håkon Liverud
Checked by	
Last Mod.	2025–01–22
File:	Display.kicad_sch

Sheet: 6 of 6

European Organization for Nuclear Research
CH–1211 Genève 23 – Switzerland

A4 **A**