





Power Ports



Inputs




Programming Header




ATSAMD21 MCU

Calculation of crystal load capacitors:
 $C_{LOAD} = \frac{([C_{XIN} + C_{LEXT}] * [C_{XOUT} + C_{LEXT}])}{([C_{XIN} + C_{LEXT} + C_{LEXT} + C_{XOUT}]) + C_{STRAY}}$
 $C_{LOAD} = 12.0pF$ (from crystal datasheet)
 $C_{XIN32} = 3.1pF$ (from MCU datasheet)
 $C_{XOUT} = 3.3pF$ (from MCU datasheet)
 $C_{STRAY} = 0.5pF$ (estimate)
 $C_{LEXT} = 19.8pF$




TO CHECK:




Copyright CERN 2017–2023.
 This documentation describes Open Hardware and is licensed under the CERN OHL–W v2.0+.
 You may redistribute and modify this under the terms of the CERN OHL–W v2.0+ (<http://ohwr.org/CERNOHL>).
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING BUT NOT LIMITED TO MERCHANTABILITY, SATISFACTORY QUALITY AND SUITABILITY FOR A PARTICULAR PURPOSE.
 Please see the CERN OHL v2.0 for applicable conditions.

Arduino Header


Routing note:
 – Placement of female headers must match Arduino Zero Shield



Outputs




Buttons



Routing note:
 – REV2: Place BTN1 (PB4) rightmost, then BTN2 and BTN3 leftmost

LEDs



Project/Equipment: CROME

KiCad E.D.A. 8.99.0–2230–g1cc11bc589

Document


ACCURATE 2 Evaluation Board
 /MCU/

Designer
 Drawn by Liverud, Consani
 Checked by
 Last Mod. 2025–01–20
 File: MCU.kicad_sch



European Organization for Nuclear Research
 CH–1211 Genève 23 – Switzerland

Sheet: 3 of 6
 A3 A



Flash/iCE Header

Oscillator

FTDI/MCU UART Header

Programming Connector

PMOD Connectors

Copyright CERN 2017–2023.

This documentation describes Open Hardware and is licensed under the CERN OHL–W v2.0+.

You may redistribute and modify this under the terms of the CERN OHL–W v2.0+ (<http://ohwr.org/CERNOHL>).

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING BUT NOT LIMITED TO MERCHANTABILITY, SATISFACTORY QUALITY AND SUITABILITY FOR A PARTICULAR PURPOSE.

Please see the CERN OHL v2.0 for applicable conditions.

Project/Equipment: CROME

Document

RP-IL

ACCURATE 2 Evaluation Board /FPGA/

European Organization for Nuclear Research CH-1211 Genève 23 – Switzerland

KiCad E.D.A. 8.99.0-2230-g1cc11bc589

Designer

Drawn by Liverud, Consani

Checked by


Last Mod.

File: FPGA.kicad_sch


Sheet: 4 of 6

A3



A




Inputs




FPGA/MCU I2C Headers




Humidity and Temperature sensor



Outputs



Shielding box




Routing note:

- Add shielding guard similar to Lambda1 board (EDA-03726-V3-0)
- Place J3 and J4 connectors inside shield box on bottom side of board
- Every component on this sheet except for headers should be below the shield


DACs

Routing note:


- Place capacitors close to the destination
- Possible to swap signals for easier routing



Accurate ASIC



- REV2: Put solder mask on input lines
- REV2: Smaller capacitors must be placed closest to chip
- REV2: Place decoupling capacitors as close as possible to the pads




Routing note:


- IC14 shall be placed in the middle of IC12. The PCB-pads of IC14 shall be deleted in the layout. This is to have both the option of the packaged and bonded version of the ASIC
- The solder mask should be extended outside of IC12's pads
- Do not route under the chip
- Place capacitors as close as possible to the chip, with priviledge to the smallest one
- Enable.Low, Enable.Medium, Enable.High, and FPGA.CLK should be length matched, max 1 ns delay difference
- Place C73 as close as possible to Current.In junction

Buffers

Buffers required due to dynamic loads which needs large bypass caps to drive.



OTA ADC



Single-pole low-pass differential filter:
 $f_{\text{MD}} = 250\text{kHz}$ (ADC sampling frequency)
 $f_{\text{CM}} = 16\text{kHz}$ (Common Mode noise cutoff frequency, at least 1 decade smaller than f_{MD})
 $f_{\text{DIFF}} = 1.6\text{kHz}$ (Differential noise cutoff frequency, one decade less than f_{CM})

Connected to Vcm to lower input voltage to be able to use lower range
With 2V setting, steps of 250 aC, so not full ACCURATE range

Copyright CERN 2017–2023.
This documentation describes Open Hardware and is licensed under the CERN OHL-W v2.0+
You may redistribute and modify this under the terms of the CERN OHL-W v2.0+
(<http://ohwr.org/CERNOHL>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY,
INCLUDING BUT NOT LIMITED TO MERCHANTABILITY, SATISFACTORY QUALITY AND
SUITABILITY FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v2.0 for applicable conditions.

Project/Equipment: **CROME**

KiCad E.D.A. 8.99.0-2230-g1cc11bc589

Document

ACCURATE 2 Evaluation Board
/ACCURATE ASIC/


Designer	
Drawn by Liverud, Consani	
Checked by	
Last Mod.	2025-01-20
File: ACCURATE ASIC.kicad_sch	

Sheet: 5 of 6

European Organization for Nuclear Research
CH-1211 Genève 23 – Switzerland

3	A	
---	---	--


Power Ports



Inputs



OLED Display



Copyright CERN 2017–2023.
This documentation describes Open Hardware and is licensed under the CERN OHL–W v2.0+.
You may redistribute and modify this under the terms of the CERN OHL–W v2.0+ (<http://ohwr.org/CERNOHL>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING BUT NOT LIMITED TO MERCHANTABILITY, SATISFACTORY QUALITY AND SUITABILITY FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v2.0 for applicable conditions.

Project/Equipment: **CROME**

KiCad E.D.A. 8.99.0–2230–g1cc11bc589

Document



ACCURATE 2 Evaluation Board

/Display/

European Organization for Nuclear Research
CH–1211 Genève 23 – Switzerland

Designer	
Drawn by	Håkon Liverud
Checked by	
Last Mod.	2025–01–20
File:	Display.kicad_sch

Sheet: 6 of 6

A4 A