
MCUXpresso SDK API Reference Manual

NXP Semiconductors

Document Number: MCUXSDKIMX8MQAPIRM
Rev. B
Dec 2017



Contents

Chapter [Introduction](#)

Chapter [Driver errors status](#)

Chapter [Architectural Overview](#)

Chapter [Trademarks](#)

Chapter [Clock Driver](#)

5.1	Overview	11
5.2	Data Structure Documentation	24
5.2.1	struct osc_config_t	24
5.2.2	struct ccm_analog_frac_pll_config_t	24
5.2.3	struct ccm_analog_sscg_pll_config_t	24
5.3	Macro Definition Documentation	25
5.3.1	FSL_CLOCK_DRIVER_VERSION	25
5.3.2	ECSPI_CLOCKS	25
5.3.3	GPIO_CLOCKS	25
5.3.4	GPT_CLOCKS	25
5.3.5	I2C_CLOCKS	26
5.3.6	IOMUX_CLOCKS	26
5.3.7	PWM_CLOCKS	26
5.3.8	RDC_CLOCKS	26
5.3.9	SAI_CLOCKS	26
5.3.10	RDC_SEMA42_CLOCKS	27
5.3.11	UART_CLOCKS	27
5.3.12	USDHC_CLOCKS	27
5.3.13	WDOG_CLOCKS	27
5.3.14	TMU_CLOCKS	27
5.3.15	SDMA_CLOCKS	28
5.3.16	MU_CLOCKS	28
5.3.17	kCLOCK_CoreSysClk	28
5.3.18	CLOCK_GetCoreSysClkFreq	28
5.4	Enumeration Type Documentation	28

Contents

Section Number	Title	Page Number
5.4.1	clock_name_t	28
5.4.2	clock_ip_name_t	28
5.4.3	clock_root_control_t	30
5.4.4	clock_rootmux_m4_clk_sel_t	30
5.4.5	clock_rootmux_axi_clk_sel_t	31
5.4.6	clock_rootmux_ahb_clk_sel_t	31
5.4.7	clock_rootmux_qspi_clk_sel_t	31
5.4.8	clock_rootmux_ecspi_clk_sel_t	32
5.4.9	clock_rootmux_i2c_clk_sel_t	32
5.4.10	clock_rootmux_uart_clk_sel_t	32
5.4.11	clock_rootmux_gpt_t	33
5.4.12	clock_rootmux_wdog_clk_sel_t	33
5.4.13	clock_rootmux_Pwm_clk_sel_t	33
5.4.14	clock_rootmux_sai_clk_sel_t	34
5.4.15	clock_pll_gate_t	34
5.4.16	clock_gate_value_t	35
5.4.17	clock_pll_bypass_ctrl_t	35
5.4.18	clock_pll_clke_t	36
5.4.19	_osc_mode	36
5.4.20	osc32_src_t	37
5.4.21	_ccm_analog_pll_ref_clk	37
5.5	Function Documentation	37
5.5.1	CLOCK_SetRootMux	37
5.5.2	CLOCK_GetRootMux	37
5.5.3	CLOCK_EnableRoot	38
5.5.4	CLOCK_DisableRoot	39
5.5.5	CLOCK_IsRootEnabled	39
5.5.6	CLOCK_UpdateRoot	39
5.5.7	CLOCK_SetRootDivider	40
5.5.8	CLOCK_GetRootPreDivider	41
5.5.9	CLOCK_GetRootPostDivider	41
5.5.10	CLOCK_InitOSC25M	41
5.5.11	CLOCK_DeinitOSC25M	42
5.5.12	CLOCK_InitOSC27M	42
5.5.13	CLOCK_DeinitOSC27M	42
5.5.14	CLOCK_SwitchOSC32Src	42
5.5.15	CLOCK_ControlGate	42
5.5.16	CLOCK_EnableClock	42
5.5.17	CLOCK_DisableClock	43
5.5.18	CLOCK_PowerUpPll	43
5.5.19	CLOCK_PowerDownPll	43
5.5.20	CLOCK_SetPllBypass	44
5.5.21	CLOCK_IsPllBypassed	44
5.5.22	CLOCK_IsPllLocked	44

Contents

Section Number	Title	Page Number
5.5.23	CLOCK_EnableAnalogClock	45
5.5.24	CLOCK_DisableAnalogClock	46
5.5.25	CLOCK_OverrideAnalogClke	46
5.5.26	CLOCK_OverridePllPd	46
5.5.27	CLOCK_InitArmPll	47
5.5.28	CLOCK_InitSysPll1	48
5.5.29	CLOCK_InitSysPll2	48
5.5.30	CLOCK_InitSysPll3	48
5.5.31	CLOCK_InitDramPll	49
5.5.32	CLOCK_InitAudioPll1	49
5.5.33	CLOCK_InitAudioPll2	49
5.5.34	CLOCK_InitVideoPll1	50
5.5.35	CLOCK_InitVideoPll2	50
5.5.36	CLOCK_InitSSCGPll	50
5.5.37	CLOCK_GetSSCGPllFreq	51
5.5.38	CLOCK_InitFracPll	52
5.5.39	CLOCK_GetFracPllFreq	52
5.5.40	CLOCK_GetPllFreq	52
5.5.41	CLOCK_GetPllRefClkFreq	53
5.5.42	CLOCK_GetFreq	53
5.5.43	CLOCK_GetCoreM4Freq	53
5.5.44	CLOCK_GetAxiFreq	54
5.5.45	CLOCK_GetAhbFreq	54

Chapter ECSPI: Serial Peripheral Interface Driver

6.1	Overview	55
6.2	ECSPI Driver	56
6.2.1	Overview	56
6.2.2	Typical use case	56
6.2.3	Data Structure Documentation	61
6.2.4	Macro Definition Documentation	63
6.2.5	Enumeration Type Documentation	63
6.2.6	Function Documentation	66
6.3	ECSPI FreeRTOS Driver	78
6.3.1	Overview	78
6.3.2	Function Documentation	78

Chapter GPT: General Purpose Timer

7.1	Overview	81
7.2	Function groups	81

Contents

Section Number	Title	Page Number
7.2.1	Initialization and deinitialization	81
7.3	Typical use case	81
7.3.1	GPT interrupt example	81
7.4	Data Structure Documentation	84
7.4.1	struct gpt_config_t	84
7.5	Enumeration Type Documentation	85
7.5.1	gpt_clock_source_t	85
7.5.2	gpt_input_capture_channel_t	85
7.5.3	gpt_input_operation_mode_t	86
7.5.4	gpt_output_compare_channel_t	86
7.5.5	gpt_output_operation_mode_t	86
7.5.6	gpt_interrupt_enable_t	86
7.5.7	gpt_status_flag_t	87
7.6	Function Documentation	87
7.6.1	GPT_Init	87
7.6.2	GPT_Deinit	87
7.6.3	GPT_GetDefaultConfig	87
7.6.4	GPT_SoftwareReset	88
7.6.5	GPT_SetClockSource	88
7.6.6	GPT_GetClockSource	88
7.6.7	GPT_SetClockDivider	88
7.6.8	GPT_GetClockDivider	89
7.6.9	GPT_SetOscClockDivider	89
7.6.10	GPT_GetOscClockDivider	89
7.6.11	GPT_StartTimer	89
7.6.12	GPT_StopTimer	90
7.6.13	GPT_GetCurrentTimerCount	90
7.6.14	GPT_SetInputOperationMode	90
7.6.15	GPT_GetInputOperationMode	90
7.6.16	GPT_GetInputCaptureValue	91
7.6.17	GPT_SetOutputOperationMode	91
7.6.18	GPT_GetOutputOperationMode	92
7.6.19	GPT_SetOutputCompareValue	92
7.6.20	GPT_GetOutputCompareValue	92
7.6.21	GPT_ForceOutput	93
7.6.22	GPT_EnableInterrupts	93
7.6.23	GPT_DisableInterrupts	93
7.6.24	GPT_GetEnabledInterrupts	93
7.6.25	GPT_GetStatusFlags	94
7.6.26	GPT_ClearStatusFlags	94

Contents

Section Number	Title	Page Number
Chapter	GPIO: General-Purpose Input/Output Driver	
8.1	Overview	95
8.2	GPIO Driver	96
8.2.1	Overview	96
8.2.2	Typical use case	96
8.2.3	Data Structure Documentation	98
8.2.4	Macro Definition Documentation	98
8.2.5	Enumeration Type Documentation	98
8.2.6	Function Documentation	99
Chapter	I2C: Inter-Integrated Circuit Driver	
9.1	Overview	107
9.2	I2C Driver	108
9.2.1	Overview	108
9.2.2	Typical use case	108
9.2.3	Data Structure Documentation	112
9.2.4	Macro Definition Documentation	116
9.2.5	Typedef Documentation	116
9.2.6	Enumeration Type Documentation	116
9.2.7	Function Documentation	118
9.3	I2C FreeRTOS Driver	131
9.3.1	Overview	131
9.3.2	Function Documentation	131
Chapter	PWM: Pulse Width Modulation Driver	
10.1	Overview	133
10.2	PWM Driver	134
10.2.1	Overview	134
10.2.2	Typical use case	134
10.2.3	Enumeration Type Documentation	137
10.2.4	Function Documentation	139
Chapter	UART: Universal Asynchronous Receiver/Transmitter Driver	
11.1	Overview	145
11.2	UART Driver	146
11.2.1	Overview	146

Contents

Section Number	Title	Page Number
11.2.2	Typical use case	146
11.2.3	Data Structure Documentation	153
11.2.4	Macro Definition Documentation	155
11.2.5	Typedef Documentation	155
11.2.6	Enumeration Type Documentation	155
11.2.7	Function Documentation	157
11.2.8	Variable Documentation	171
11.3	UART FreeRTOS Driver	172
11.3.1	Overview	172
11.3.2	Data Structure Documentation	172
11.3.3	Function Documentation	173
Chapter	MU: Messaging Unit	
12.1	Overview	177
12.2	Function description	177
12.2.1	MU initialization	177
12.2.2	MU message	177
12.2.3	MU flags	178
12.2.4	Status and interrupt	178
12.2.5	MU misc functions	178
12.3	Macro Definition Documentation	181
12.3.1	FSL_MU_DRIVER_VERSION	181
12.4	Enumeration Type Documentation	181
12.4.1	_mu_status_flags	181
12.4.2	_mu_interrupt_enable	181
12.4.3	_mu_interrupt_trigger	182
12.5	Function Documentation	182
12.5.1	MU_Init	182
12.5.2	MU_Deinit	182
12.5.3	MU_SendMsgNonBlocking	182
12.5.4	MU_SendMsg	183
12.5.5	MU_ReceiveMsgNonBlocking	183
12.5.6	MU_ReceiveMsg	184
12.5.7	MU_SetFlagsNonBlocking	184
12.5.8	MU_SetFlags	185
12.5.9	MU_GetFlags	185
12.5.10	MU_GetStatusFlags	185
12.5.11	MU_ClearStatusFlags	186
12.5.12	MU_EnableInterrupts	187

Contents

Section Number	Title	Page Number
12.5.13	MU_DisableInterrupts	187
12.5.14	MU_TriggerInterrupts	187
12.5.15	MU_ClearNmi	188
12.5.16	MU_BootCoreB	188
12.5.17	MU_HoldCoreBReset	188
12.5.18	MU_BootOtherCore	189
12.5.19	MU_HoldOtherCoreReset	189
12.5.20	MU_ResetBothSides	189
12.5.21	MU_HardwareResetOtherCore	190
12.5.22	MU_SetClockOnOtherCoreEnable	191
12.5.23	MU_GetOtherCorePowerMode	191
Chapter	RDC: Resource Domain Controller	
13.1	Overview	193
13.2	Data Structure Documentation	195
13.2.1	struct rdc_hardware_config_t	195
13.2.2	struct rdc_domain_assignment_t	195
13.2.3	struct rdc_periph_access_config_t	195
13.2.4	struct rdc_mem_access_config_t	196
13.2.5	struct rdc_mem_status_t	197
13.3	Macro Definition Documentation	197
13.3.1	FSL_RDC_DRIVER_VERSION	197
13.4	Enumeration Type Documentation	197
13.4.1	_rdc_interrupts	197
13.4.2	_rdc_flags	198
13.4.3	_rdc_access_policy	198
13.5	Function Documentation	198
13.5.1	RDC_Init	198
13.5.2	RDC_Deinit	198
13.5.3	RDC_GetHardwareConfig	198
13.5.4	RDC_EnableInterrupts	199
13.5.5	RDC_DisableInterrupts	199
13.5.6	RDC_GetInterruptStatus	199
13.5.7	RDC_ClearInterruptStatus	199
13.5.8	RDC_GetStatus	200
13.5.9	RDC_ClearStatus	200
13.5.10	RDC_SetMasterDomainAssignment	200
13.5.11	RDC_GetDefaultMasterDomainAssignment	201
13.5.12	RDC_LockMasterDomainAssignment	201
13.5.13	RDC_SetPeriphAccessConfig	201

Contents

Section Number	Title	Page Number
13.5.14	RDC_GetDefaultPeriphAccessConfig	201
13.5.15	RDC_LockPeriphAccessConfig	202
13.5.16	RDC_SetMemAccessConfig	202
13.5.17	RDC_GetDefaultMemAccessConfig	202
13.5.18	RDC_LockMemAccessConfig	203
13.5.19	RDC_SetMemAccessValid	203
13.5.20	RDC_GetMemViolationStatus	203
13.5.21	RDC_ClearMemViolationFlag	204
13.5.22	RDC_GetCurrentMasterDomainId	204

Chapter RDC_SEMA42: Hardware Semaphores Driver

14.1	Overview	205
14.2	Macro Definition Documentation	206
14.2.1	RDC_SEMA42_GATE_NUM_RESET_ALL	206
14.2.2	RDC_SEMA42_GATEn	206
14.2.3	RDC_SEMA42_GATE_COUNT	206
14.3	Function Documentation	206
14.3.1	RDC_SEMA42_Init	206
14.3.2	RDC_SEMA42_Deinit	206
14.3.3	RDC_SEMA42_TryLock	207
14.3.4	RDC_SEMA42_Lock	207
14.3.5	RDC_SEMA42_Unlock	208
14.3.6	RDC_SEMA42_GetLockMasterIndex	208
14.3.7	RDC_SEMA42_GetLockDomainID	208
14.3.8	RDC_SEMA42_ResetGate	209
14.3.9	RDC_SEMA42_ResetAllGates	210

Chapter SAI: Serial Audio Interface

15.1	Overview	211
15.2	Typical use case	211
15.2.1	SAI Send/receive using an interrupt method	211
15.2.2	SAI Send/receive using a DMA method	211
15.3	Data Structure Documentation	217
15.3.1	struct sai_config_t	217
15.3.2	struct sai_transfer_format_t	217
15.3.3	struct sai_transfer_t	218
15.3.4	struct _sai_handle	218
15.4	Macro Definition Documentation	219

Contents

Section Number	Title	Page Number
15.4.1	SAI_XFER_QUEUE_SIZE	219
15.5	Enumeration Type Documentation	219
15.5.1	_sai_status_t	219
15.5.2	sai_protocol_t	219
15.5.3	sai_master_slave_t	219
15.5.4	sai_mono_stereo_t	219
15.5.5	sai_sync_mode_t	220
15.5.6	sai_mclk_source_t	220
15.5.7	sai_bclk_source_t	220
15.5.8	_sai_interrupt_enable_t	220
15.5.9	_sai_dma_enable_t	220
15.5.10	_sai_flags	221
15.5.11	sai_reset_type_t	221
15.5.12	sai_fifo_packing_t	221
15.5.13	sai_sample_rate_t	221
15.5.14	sai_word_width_t	222
15.6	Function Documentation	222
15.6.1	SAI_TxInit	222
15.6.2	SAI_RxInit	222
15.6.3	SAI_TxGetDefaultConfig	223
15.6.4	SAI_RxGetDefaultConfig	223
15.6.5	SAI_Deinit	223
15.6.6	SAI_TxReset	224
15.6.7	SAI_RxReset	224
15.6.8	SAI_TxEnable	224
15.6.9	SAI_RxEnable	224
15.6.10	SAI_TxGetStatusFlag	225
15.6.11	SAI_TxClearStatusFlags	225
15.6.12	SAI_RxGetStatusFlag	225
15.6.13	SAI_RxClearStatusFlags	226
15.6.14	SAI_TxSoftwareReset	227
15.6.15	SAI_RxSoftwareReset	227
15.6.16	SAI_TxSetChannelFIFOMask	227
15.6.17	SAI_RxSetChannelFIFOMask	228
15.6.18	SAI_TxSetFIFOPacking	228
15.6.19	SAI_RxSetFIFOPacking	228
15.6.20	SAI_TxSetFIFOErrorContinue	228
15.6.21	SAI_RxSetFIFOErrorContinue	229
15.6.22	SAI_TxEnableInterrupts	229
15.6.23	SAI_RxEnableInterrupts	229
15.6.24	SAI_TxDisableInterrupts	230
15.6.25	SAI_RxDisableInterrupts	231
15.6.26	SAI_TxEnableDMA	231

Contents

Section Number	Title	Page Number
15.6.27	SAI_RxEnableDMA	231
15.6.28	SAI_TxGetDataRegisterAddress	232
15.6.29	SAI_RxGetDataRegisterAddress	233
15.6.30	SAI_TxSetFormat	233
15.6.31	SAI_RxSetFormat	234
15.6.32	SAI_WriteBlocking	235
15.6.33	SAI_WriteData	235
15.6.34	SAI_ReadBlocking	235
15.6.35	SAI_ReadData	236
15.6.36	SAI_TransferTxCreateHandle	236
15.6.37	SAI_TransferRxCreateHandle	237
15.6.38	SAI_TransferTxSetFormat	238
15.6.39	SAI_TransferRxSetFormat	238
15.6.40	SAI_TransferSendNonBlocking	239
15.6.41	SAI_TransferReceiveNonBlocking	239
15.6.42	SAI_TransferGetSendCount	240
15.6.43	SAI_TransferGetReceiveCount	240
15.6.44	SAI_TransferAbortSend	241
15.6.45	SAI_TransferAbortReceive	241
15.6.46	SAI_TransferTerminateSend	241
15.6.47	SAI_TransferTerminateReceive	242
15.6.48	SAI_TransferTxHandleIRQ	242
15.6.49	SAI_TransferRxHandleIRQ	242
15.7	SAI DMA Driver	243
15.8	SAI eDMA Driver	244
15.9	SAI SDMA Driver	245
Chapter	SEMA4: Hardware Semaphores Driver	
16.1	Overview	247
16.2	Macro Definition Documentation	248
16.2.1	SEMA4_GATE_NUM_RESET_ALL	248
16.3	Function Documentation	248
16.3.1	SEMA4_Init	248
16.3.2	SEMA4_Deinit	248
16.3.3	SEMA4_TryLock	248
16.3.4	SEMA4_Lock	249
16.3.5	SEMA4_Unlock	249
16.3.6	SEMA4_GetLockProc	249
16.3.7	SEMA4_ResetGate	250

Contents

Section Number	Title	Page Number
16.3.8	SEMA4_ResetAllGates	250
16.3.9	SEMA4_EnableGateNotifyInterrupt	251
16.3.10	SEMA4_DisableGateNotifyInterrupt	251
16.3.11	SEMA4_GetGateNotifyStatus	251
16.3.12	SEMA4_ResetGateNotify	252
16.3.13	SEMA4_ResetAllGateNotify	252
Chapter	TMU: Thermal Management Unit Driver	
17.1	Overview	255
17.2	Typical use case	255
17.2.1	Monitor and report Configuration	255
17.3	Data Structure Documentation	257
17.3.1	struct tmu_threshold_config_t	257
17.3.2	struct tmu_interrupt_status_t	257
17.3.3	struct tmu_config_t	258
17.4	Macro Definition Documentation	258
17.4.1	FSL_TMU_DRIVER_VERSION	258
17.5	Enumeration Type Documentation	258
17.5.1	_tmu_interrupt_enable	258
17.5.2	_tmu_interrupt_status_flags	258
17.5.3	_tmu_status_flags	259
17.5.4	tmu_average_low_pass_filter_t	259
17.6	Function Documentation	259
17.6.1	TMU_Init	259
17.6.2	TMU_Deinit	259
17.6.3	TMU_GetDefaultConfig	260
17.6.4	TMU_Enable	260
17.6.5	TMU_EnableInterrupts	260
17.6.6	TMU_DisableInterrupts	260
17.6.7	TMU_GetInterruptStatusFlags	261
17.6.8	TMU_ClearInterruptStatusFlags	261
17.6.9	TMU_GetStatusFlags	261
17.6.10	TMU_GetHighestTemperature	261
17.6.11	TMU_GetLowestTemperature	262
17.6.12	TMU_GetImmediateTemperature	262
17.6.13	TMU_GetAverageTemperature	263
17.6.14	TMU_SetHighTemperatureThresold	264
17.7	Variable Documentation	264
17.7.1	immediateThresoldEnable	264

Contents

Section Number	Title	Page Number
17.7.2	AverageThresoldEnable	264
17.7.3	AverageCriticalThresoldEnable	264
17.7.4	immediateThresoldValue	264
17.7.5	averageThresoldValue	264
17.7.6	averageCriticalThresoldValue	264
17.7.7	interruptDetectMask	264
17.7.8	immediateInterruptsSiteMask	265
17.7.9	AverageInterruptsSiteMask	265
17.7.10	AverageCriticalInterruptsSiteMask	265
17.7.11	monitorInterval	265
17.7.12	monitorSiteSelection	265
17.7.13	averageLPF	265
Chapter	WDOG: Watchdog Timer Driver	
18.1	Overview	267
18.2	Typical use case	267
18.3	Data Structure Documentation	269
18.3.1	struct wdog_work_mode_t	269
18.3.2	struct wdog_config_t	269
18.3.3	struct wdog_test_config_t	270
18.4	Macro Definition Documentation	270
18.4.1	FSL_WDOG_DRIVER_VERSION	270
18.5	Enumeration Type Documentation	270
18.5.1	wdog_clock_source_t	270
18.5.2	wdog_clock_prescaler_t	270
18.5.3	wdog_test_mode_t	271
18.5.4	wdog_tested_byte_t	271
18.5.5	_wdog_interrupt_enable_t	271
18.5.6	_wdog_status_flags_t	271
18.6	Function Documentation	271
18.6.1	WDOG_GetDefaultConfig	271
18.6.2	WDOG_Init	272
18.6.3	WDOG_Deinit	272
18.6.4	WDOG_SetTestModeConfig	273
18.6.5	WDOG_Enable	273
18.6.6	WDOG_Disable	273
18.6.7	WDOG_EnableInterrupts	274
18.6.8	WDOG_DisableInterrupts	274
18.6.9	WDOG_GetStatusFlags	274

Contents

Section Number	Title	Page Number
18.6.10	WDOG_ClearStatusFlags	275
18.6.11	WDOG_SetTimeoutValue	275
18.6.12	WDOG_SetWindowValue	276
18.6.13	WDOG_Unlock	276
18.6.14	WDOG_Refresh	276
18.6.15	WDOG_GetResetCount	277
18.6.16	WDOG_ClearResetCount	278
Chapter	Debug Console	
19.1	Overview	279
19.2	Function groups	279
19.2.1	Initialization	279
19.2.2	Advanced Feature	280
19.3	Typical use case	283
19.4	Data Structure Documentation	286
19.4.1	struct io_state_t	286
19.5	Macro Definition Documentation	286
19.5.1	SDK_DEBUGCONSOLE	286
19.6	Typedef Documentation	286
19.6.1	notify	286
19.7	Function Documentation	286
19.7.1	DbgConsole_Init	286
19.7.2	DbgConsole_Deinit	287
19.7.3	DbgConsole_Printf	287
19.7.4	DbgConsole_Putchar	288
19.7.5	DbgConsole_Scanf	288
19.7.6	DbgConsole_Getchar	288
19.7.7	DbgConsole_Flush	289
19.7.8	IO_Init	289
19.7.9	IO_Deinit	289
19.7.10	IO_Transfer	289
19.7.11	IO_WaitIdle	290
19.7.12	LOG_Init	290
19.7.13	LOG_Deinit	291
19.7.14	LOG_Push	291
19.7.15	LOG_ReadLine	291
19.7.16	LOG_ReadCharacter	292
19.7.17	LOG_WaitIdle	292
19.7.18	LOG_Pop	292

Contents

Section Number	Title	Page Number
19.7.19	StrFormatPrintf	292
19.7.20	StrFormatScanf	293
19.8	Semihosting	294
19.8.1	Guide Semihosting for IAR	294
19.8.2	Guide Semihosting for Keil μ Vision	294
19.8.3	Guide Semihosting for KDS	296
19.8.4	Guide Semihosting for MCUX	296
19.8.5	Guide Semihosting for ARMGCC	297

Chapter 1

Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support, USB stack, and integrated RTOS support for FreeRTOS™. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The [MCUXpresso SDK Web Builder](#) is available to provide access to all MCUXpresso SDK packages. See the *MCUXpresso Software Development Kit (SDK) Release Notes* (document MCUXSDKRN) in the Supported Devices section at [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#) for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
 - A USB device, host, and OTG stack with comprehensive USB class support.
 - CMSIS-DSP, a suite of common signal processing functions.
 - The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

All demo applications and driver examples are provided with projects for the following toolchains:

- IAR Embedded Workbench
- Keil MDK
- MCUXpresso IDE

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTOS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the <http://mcuxpresso.nxp.com/apidoc/>.

Deliverable	Location
Demo Applications	<install_dir>/boards/<board_name>/demo_apps
Driver Examples	<install_dir>/boards/<board_name>/driver_examples
Documentation	<install_dir>/docs
Middleware	<install_dir>/middleware
Drivers	<install_dir>/<device_name>/drivers/
CMSIS Standard Arm Cortex-M Headers, math and DSP Libraries	<install_dir>/CMSIS
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities
RTOS Kernel Code	<install_dir>/rtos

Table 2: MCUXpresso SDK Folder Structure

Chapter 2

Driver errors status

- [kStatus_ECSPI_Busy](#) = 6400
- [kStatus_ECSPI_Idle](#) = 6401
- [kStatus_ECSPI_Error](#) = 6402
- [kStatus_ECSPI_HardwareOverflow](#) = 6403
- [kStatus_I2C_Busy](#) = 1100
- [kStatus_I2C_Idle](#) = 1101
- [kStatus_I2C_Nak](#) = 1102
- [kStatus_I2C_ArbitrationLost](#) = 1103
- [kStatus_I2C_Timeout](#) = 1104
- [kStatus_I2C_Addr_Nak](#) = 1105
- [kStatus_UART_TxBusy](#) = 2800
- [kStatus_UART_RxBusy](#) = 2801
- [kStatus_UART_TxIdle](#) = 2802
- [kStatus_UART_RxIdle](#) = 2803
- [kStatus_UART_TxWatermarkTooLarge](#) = 2804
- [kStatus_UART_RxWatermarkTooLarge](#) = 2805
- [kStatus_UART_FlagCannotClearManually](#) = 2806
- [kStatus_UART_Error](#) = 2807
- [kStatus_UART_RxRingBufferOverrun](#) = 2808
- [kStatus_UART_RxHardwareOverrun](#) = 2809
- [kStatus_UART_NoiseError](#) = 2810
- [kStatus_UART_FramingError](#) = 2811
- [kStatus_UART_ParityError](#) = 2812
- [kStatus_UART_BaudrateNotSupport](#) = 2813
- [kStatus_UART_BreakDetect](#) = 2814
- [kStatus_SAI_TxBusy](#) = 1900
- [kStatus_SAI_RxBusy](#) = 1901
- [kStatus_SAI_TxError](#) = 1902
- [kStatus_SAI_RxError](#) = 1903
- [kStatus_SAI_QueueFull](#) = 1904
- [kStatus_SAI_TxIdle](#) = 1905
- [kStatus_SAI_RxIdle](#) = 1906



Chapter 3

Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

Overview

The MCUXpresso SDK architecture consists of five key components listed below.

1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
2. Peripheral Drivers
3. Real-time Operating Systems (RTOS)
4. Stacks and Middleware that integrate with the MCUXpresso SDK
5. Demo Applications based on the MCUXpresso SDK




Figure 1: MCUXpresso SDK Block Diagram

MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides a access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, `fsl_common.h`, and `fsl_clock.h` files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

```
PUBWEAK SPI0_IRQHandler
PUBWEAK SPI0_DriverIRQHandler
SPI0_IRQHandler
```

```
LDR    R0, =SPI0_DriverIRQHandler
BX     R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/(<DEVICE_NAME>/(<TOOLCHAIN>/startup_<DEVICE_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0_DriverIRQHandler) jumps to itself (B .). The MCUXpresso SDK drivers with transactional APIs provide the reimplement of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCUXpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0_UART1_IRQHandler according to the use case requirements.

Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

Application

See the *Getting Started with MCUXpresso SDK* document (MCUXSDKGSUG).



Chapter 4

Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/Sales-TermsandConditions

NXP, the NXP logo, Freescale, the Freescale logo, Kinetis, and Processor Expert are trademarks of NXP B.V. Tower is a trademark of NXP B.V. All other product or service names are the property of their respective owners. ARM, ARM powered logo, Keil, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2017 NXP B.V.



Chapter 5 Clock Driver

5.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

Data Structures

- struct [osc_config_t](#)
OSC configuration structure. [More...](#)
- struct [ccm_analog_frac_pll_config_t](#)
Fractional-N PLL configuration. [More...](#)
- struct [ccm_analog_sscg_pll_config_t](#)
SSCG PLL configuration. [More...](#)

Macros

- #define [OSC25M_CLK_FREQ](#) 25000000U
XTAL 25M clock frequency.
- #define [OSC27M_CLK_FREQ](#) 27000000U
XTAL 27M clock frequency.
- #define [HDMI_PHY_27M_FREQ](#) 27000000U
HDMI PHY 27M clock frequency.
- #define [CLKPN_FREQ](#) 0U
clock1PN frequency.
- #define [ECSPI_CLOCKS](#)
Clock ip name array for ECSPI.
- #define [GPIO_CLOCKS](#)
Clock ip name array for GPIO.
- #define [GPT_CLOCKS](#)
Clock ip name array for GPT.
- #define [I2C_CLOCKS](#)
Clock ip name array for I2C.
- #define [IOMUX_CLOCKS](#)
Clock ip name array for IOMUX.
- #define [PWM_CLOCKS](#)
Clock ip name array for PWM.
- #define [RDC_CLOCKS](#)
Clock ip name array for RDC.
- #define [SAI_CLOCKS](#)
Clock ip name array for SAI.
- #define [RDC_SEMA42_CLOCKS](#)
Clock ip name array for RDC SEMA42.
- #define [UART_CLOCKS](#)
Clock ip name array for UART.
- #define [USDHC_CLOCKS](#)

Overview

- *Clock ip name array for USDHC.*
• #define **WDOG_CLOCKS**
- *Clock ip name array for WDOG.*
• #define **TMU_CLOCKS**
- *Clock ip name array for TEMPSENSOR.*
• #define **SDMA_CLOCKS**
- *Clock ip name array for SDMA.*
• #define **MU_CLOCKS**
- *Clock ip name array for MU.*
• #define **CCM_BIT_FIELD_EXTRACTION**(val, mask, shift) (((val) & mask) >> shift)
- *CCM reg macros to extract corresponding registers bit field.*
• #define **CCM_REG_OFF**(root, off) (*((volatile uint32_t *)((uint32_t)root + off)))
- *CCM reg macros to map corresponding registers.*
• #define **CCM_ANALOG_TUPLE**(reg, shift) (((uint32_t)(reg) & ((CCM_ANALOG_Type *)0U) -> reg) & 0xFFFFU) << 16U | (shift))
- *CCM ANALOG tuple macros to map corresponding registers and bit fields.*
• #define **CCM_TUPLE**(ccgr, root) (ccgr << 16U | root)
- *CCM CCGR and root tuple.*
• #define **kCLOCK_CoreSysClk** **kCLOCK_CoreM4Clk**
- *For compatible with other platforms without CCM.*
• #define **CLOCK_GetCoreSysClkFreq** **CLOCK_GetCoreM4Freq**
- *For compatible with other platforms without CCM.*

Enumerations

- enum **clock_name_t** {
 kCLOCK_CoreM4Clk,
 kCLOCK_AxiClk,
 kCLOCK_AhbClk,
 kCLOCK_IpgClk }
 Clock name used to get clock frequency.
- enum **clock_ip_name_t** { ,

```

kCLOCK_Ecspl1 = CCM_TUPLE(7U, 101U),
kCLOCK_Ecspl2 = CCM_TUPLE(8U, 102U),
kCLOCK_Ecspl3 = CCM_TUPLE(9U, 131U),
kCLOCK_Gpio1 = CCM_TUPLE(11U, 33U),
kCLOCK_Gpio2 = CCM_TUPLE(12U, 33U),
kCLOCK_Gpio3 = CCM_TUPLE(13U, 33U),
kCLOCK_Gpio4 = CCM_TUPLE(14U, 33U),
kCLOCK_Gpio5 = CCM_TUPLE(15U, 33U),
kCLOCK_Gpt1 = CCM_TUPLE(16U, 107U),
kCLOCK_Gpt2 = CCM_TUPLE(17U, 108U),
kCLOCK_Gpt3 = CCM_TUPLE(18U, 109U),
kCLOCK_Gpt4 = CCM_TUPLE(19U, 110U),
kCLOCK_Gpt5 = CCM_TUPLE(20U, 111U),
kCLOCK_Gpt6 = CCM_TUPLE(21U, 112U),
kCLOCK_I2c1 = CCM_TUPLE(23U, 90U),
kCLOCK_I2c2 = CCM_TUPLE(24U, 91U),
kCLOCK_I2c3 = CCM_TUPLE(25U, 92U),
kCLOCK_I2c4 = CCM_TUPLE(26U, 93U),
kCLOCK_Iomux0 = CCM_TUPLE(27U, 33U),
kCLOCK_Iomux1 = CCM_TUPLE(28U, 33U),
kCLOCK_Iomux2 = CCM_TUPLE(29U, 33U),
kCLOCK_Iomux3 = CCM_TUPLE(30U, 33U),
kCLOCK_Iomux4 = CCM_TUPLE(31U, 33U),
kCLOCK_M4 = CCM_TUPLE(32U, 1U),
kCLOCK_Mu = CCM_TUPLE(33U, 33U),
kCLOCK_Ocram = CCM_TUPLE(35U, 16U),
kCLOCK_OcramS = CCM_TUPLE(36U, 32U),
kCLOCK_Pwm1 = CCM_TUPLE(40U, 103U),
kCLOCK_Pwm2 = CCM_TUPLE(41U, 104U),
kCLOCK_Pwm3 = CCM_TUPLE(42U, 105U),
kCLOCK_Pwm4 = CCM_TUPLE(43U, 106U),
kCLOCK_Qspi = CCM_TUPLE(47U, 87U),
kCLOCK_Rdc = CCM_TUPLE(49U, 33U),
kCLOCK_Sai1 = CCM_TUPLE(51U, 75U),
kCLOCK_Sai2 = CCM_TUPLE(52U, 76U),
kCLOCK_Sai3 = CCM_TUPLE(53U, 77U),
kCLOCK_Sai4 = CCM_TUPLE(54U, 78U),
kCLOCK_Sai5 = CCM_TUPLE(55U, 79U),
kCLOCK_Sai6 = CCM_TUPLE(56U, 80U),
kCLOCK_Sema42_1 = CCM_TUPLE(61U, 33U),
kCLOCK_Sema42_2 = CCM_TUPLE(62U, 33U),
kCLOCK_Uart1 = CCM_TUPLE(73U, 94U),
kCLOCK_Uart2 = CCM_TUPLE(74U, 95U),
kCLOCK_Uart3 = CCM_TUPLE(75U, 96U),
kCLOCK_Uart4 = CCM_TUPLE(76U, 97U),
kCLOCK_Wdog1 = CCM_TUPLE(83U, 114U),
kCLOCK_Wdog2 = CCM_TUPLE(84U, 114U),
kCLOCK_Wdog3 = CCM_TUPLE(85U, 114U),
kCLOCK_TempSensor = CCM_TUPLE(98U, 0xFFFF),

```

Overview

```
kCLOCK_Sdma2 = CCM_TUPLE(59U, 35U) }
```

CCM CCGR gate control.

- enum `clock_root_control_t` {
 kCLOCK_RootM4 = (uint32_t)(&(CCM)->ROOT[1].TARGET_ROOT),
 kCLOCK_RootAxi = (uint32_t)(&(CCM)->ROOT[16].TARGET_ROOT),
 kCLOCK_RootNoc = (uint32_t)(&(CCM)->ROOT[26].TARGET_ROOT),
 kCLOCK_RootAhb = (uint32_t)(&(CCM)->ROOT[32].TARGET_ROOT),
 kCLOCK_RootIpg = (uint32_t)(&(CCM)->ROOT[33].TARGET_ROOT),
 kCLOCK_RootSai1 = (uint32_t)(&(CCM)->ROOT[75].TARGET_ROOT),
 kCLOCK_RootSai2 = (uint32_t)(&(CCM)->ROOT[76].TARGET_ROOT),
 kCLOCK_RootSai3 = (uint32_t)(&(CCM)->ROOT[77].TARGET_ROOT),
 kCLOCK_RootSai4 = (uint32_t)(&(CCM)->ROOT[78].TARGET_ROOT),
 kCLOCK_RootSai5 = (uint32_t)(&(CCM)->ROOT[79].TARGET_ROOT),
 kCLOCK_RootSai6 = (uint32_t)(&(CCM)->ROOT[80].TARGET_ROOT),
 kCLOCK_RootQspi = (uint32_t)(&(CCM)->ROOT[87].TARGET_ROOT),
 kCLOCK_RootI2c1 = (uint32_t)(&(CCM)->ROOT[90].TARGET_ROOT),
 kCLOCK_RootI2c2 = (uint32_t)(&(CCM)->ROOT[91].TARGET_ROOT),
 kCLOCK_RootI2c3 = (uint32_t)(&(CCM)->ROOT[92].TARGET_ROOT),
 kCLOCK_RootI2c4 = (uint32_t)(&(CCM)->ROOT[93].TARGET_ROOT),
 kCLOCK_RootUart1 = (uint32_t)(&(CCM)->ROOT[94].TARGET_ROOT),
 kCLOCK_RootUart2 = (uint32_t)(&(CCM)->ROOT[95].TARGET_ROOT),
 kCLOCK_RootUart3 = (uint32_t)(&(CCM)->ROOT[96].TARGET_ROOT),
 kCLOCK_RootUart4 = (uint32_t)(&(CCM)->ROOT[97].TARGET_ROOT),
 kCLOCK_RootEcspi1 = (uint32_t)(&(CCM)->ROOT[101].TARGET_ROOT),
 kCLOCK_RootEcspi2 = (uint32_t)(&(CCM)->ROOT[102].TARGET_ROOT),
 kCLOCK_RootEcspi3 = (uint32_t)(&(CCM)->ROOT[131].TARGET_ROOT),
 kCLOCK_RootPwm1 = (uint32_t)(&(CCM)->ROOT[103].TARGET_ROOT),
 kCLOCK_RootPwm2 = (uint32_t)(&(CCM)->ROOT[104].TARGET_ROOT),
 kCLOCK_RootPwm3 = (uint32_t)(&(CCM)->ROOT[105].TARGET_ROOT),
 kCLOCK_RootPwm4 = (uint32_t)(&(CCM)->ROOT[106].TARGET_ROOT),
 kCLOCK_RootGpt1 = (uint32_t)(&(CCM)->ROOT[107].TARGET_ROOT),
 kCLOCK_RootGpt2 = (uint32_t)(&(CCM)->ROOT[108].TARGET_ROOT),
 kCLOCK_RootGpt3 = (uint32_t)(&(CCM)->ROOT[109].TARGET_ROOT),
 kCLOCK_RootGpt4 = (uint32_t)(&(CCM)->ROOT[110].TARGET_ROOT),
 kCLOCK_RootGpt5 = (uint32_t)(&(CCM)->ROOT[111].TARGET_ROOT),
 kCLOCK_RootGpt6 = (uint32_t)(&(CCM)->ROOT[112].TARGET_ROOT),
 kCLOCK_RootWdog = (uint32_t)(&(CCM)->ROOT[114].TARGET_ROOT) }

ccm root name used to get clock frequency.

- enum `clock_rootmux_m4_clk_sel_t` {

```

kCLOCK_M4RootmuxOsc25m = 0U,
kCLOCK_M4RootmuxSysPll2Div5 = 1U,
kCLOCK_M4RootmuxSysPll2Div4 = 2U,
kCLOCK_M4RootmuxSysPll1Div3 = 3U,
kCLOCK_M4RootmuxSysPll1 = 4U,
kCLOCK_M4RootmuxAudioPll1 = 5U,
kCLOCK_M4RootmuxVideoPll1 = 6U,
kCLOCK_M4RootmuxSysPll3 = 7U }

```

Root clock select enumeration for ARM Cortex-M4 core.

- enum clock_rootmux_axi_clk_sel_t {
kCLOCK_AxiRootmuxOsc25m = 0U,
kCLOCK_AxiRootmuxSysPll2Div3 = 1U,
kCLOCK_AxiRootmuxSysPll1 = 2U,
kCLOCK_AxiRootmuxSysPll2Div4 = 3U,
kCLOCK_AxiRootmuxSysPll2 = 4U,
kCLOCK_AxiRootmuxAudioPll1 = 5U,
kCLOCK_AxiRootmuxVideoPll1 = 6U,
kCLOCK_AxiRootmuxSysPll1Div8 = 7U }

Root clock select enumeration for AXI bus.

- enum clock_rootmux_ahb_clk_sel_t {
kCLOCK_AhbRootmuxOsc25m = 0U,
kCLOCK_AhbRootmuxSysPll1Div6 = 1U,
kCLOCK_AhbRootmuxSysPll1 = 2U,
kCLOCK_AhbRootmuxSysPll1Div2 = 3U,
kCLOCK_AhbRootmuxSysPll2Div8 = 4U,
kCLOCK_AhbRootmuxSysPll3 = 5U,
kCLOCK_AhbRootmuxAudioPll1 = 6U,
kCLOCK_AhbRootmuxVideoPll1 = 7U }

Root clock select enumeration for AHB bus.

- enum clock_rootmux_qspi_clk_sel_t {
kCLOCK_QspiRootmuxOsc25m = 0U,
kCLOCK_QspiRootmuxSysPll1Div2 = 1U,
kCLOCK_QspiRootmuxSysPll1 = 2U,
kCLOCK_QspiRootmuxSysPll2Div2 = 3U,
kCLOCK_QspiRootmuxAudioPll2 = 6U,
kCLOCK_QspiRootmuxSysPll1Div3 = 4U,
kCLOCK_QspiRootmuxSysPll3 = 5U,
kCLOCK_QspiRootmuxSysPll1Div8 = 7U }

Root clock select enumeration for QSPI peripheral.

- enum clock_rootmux_ecspi_clk_sel_t {

Overview

```
kCLOCK_EcspiRootmuxOsc25m = 0U,  
kCLOCK_EcspiRootmuxSysPll2Div5 = 1U,  
kCLOCK_EcspiRootmuxSysPll1Div20 = 2U,  
kCLOCK_EcspiRootmuxSysPll1Div5 = 3U,  
kCLOCK_EcspiRootmuxSysPll1 = 4U,  
kCLOCK_EcspiRootmuxSysPll3 = 5U,  
kCLOCK_EcspiRootmuxSysPll2Div4 = 6U,  
kCLOCK_EcspiRootmuxAudioPll2 = 7U }
```

Root clock select enumeration for ECSPi peripheral.

- enum `clock_rootmux_i2c_clk_sel_t` {
 kCLOCK_I2cRootmuxOsc25m = 0U,
 kCLOCK_I2cRootmuxSysPll1Div5 = 1U,
 kCLOCK_I2cRootmuxSysPll2Div20 = 2U,
 kCLOCK_I2cRootmuxSysPll3 = 3U,
 kCLOCK_I2cRootmuxAudioPll1 = 4U,
 kCLOCK_I2cRootmuxVideoPll1 = 5U,
 kCLOCK_I2cRootmuxAudioPll2 = 6U,
 kCLOCK_I2cRootmuxSysPll1Div6 = 7U }

Root clock select enumeration for I2C peripheral.

- enum `clock_rootmux_uart_clk_sel_t` {
 kCLOCK_UartRootmuxOsc25m = 0U,
 kCLOCK_UartRootmuxSysPll1Div10 = 1U,
 kCLOCK_UartRootmuxSysPll2Div5 = 2U,
 kCLOCK_UartRootmuxSysPll2Div10 = 3U,
 kCLOCK_UartRootmuxSysPll3 = 4U,
 kCLOCK_UartRootmuxExtClk2 = 5U,
 kCLOCK_UartRootmuxExtClk34 = 6U,
 kCLOCK_UartRootmuxAudioPll2 = 7U }

Root clock select enumeration for UART peripheral.

- enum `clock_rootmux_gpt_t` {
 kCLOCK_GptRootmuxOsc25m = 0U,
 kCLOCK_GptRootmuxSystemPll2Div10 = 1U,
 kCLOCK_GptRootmuxSysPll1Div2 = 2U,
 kCLOCK_GptRootmuxSysPll1Div20 = 3U,
 kCLOCK_GptRootmuxVideoPll1 = 4U,
 kCLOCK_GptRootmuxSystemPll1Div10 = 5U,
 kCLOCK_GptRootmuxAudioPll1 = 6U,
 kCLOCK_GptRootmuxExtClk123 = 7U }

Root clock select enumeration for GPT peripheral.

- enum `clock_rootmux_wdog_clk_sel_t` {


```

kCLOCK_WdogRootmuxOsc25m = 0U,
kCLOCK_WdogRootmuxSysPll1Div6 = 1U,
kCLOCK_WdogRootmuxSysPll1Div5 = 2U,
kCLOCK_WdogRootmuxVpuPll = 3U,
kCLOCK_WdogRootmuxSystemPll2Div8 = 4U,
kCLOCK_WdogRootmuxSystemPll3 = 5U,
kCLOCK_WdogRootmuxSystemPll1Div10 = 6U,
kCLOCK_WdogRootmuxSystemPll2Div6 = 7U }

```

Root clock select enumeration for WDOG peripheral.

- enum `clock_rootmux_Pwm_clk_sel_t` {
`kCLOCK_PwmRootmuxOsc25m` = 0U,
`kCLOCK_PwmRootmuxSysPll2Div10` = 1U,
`kCLOCK_PwmRootmuxSysPll1Div5` = 2U,
`kCLOCK_PwmRootmuxSysPll1Div20` = 3U,
`kCLOCK_PwmRootmuxSystemPll3` = 5U,
`kCLOCK_PwmRootmuxExtClk12` = 7U,
`kCLOCK_PwmRootmuxSystemPll1Div10` = 6U,
`kCLOCK_PwmRootmuxVideoPll1` = 4U }

Root clock select enumeration for PWM peripheral.

- enum `clock_rootmux_sai_clk_sel_t` {
`kCLOCK_SaiRootmuxOsc25m` = 0U,
`kCLOCK_SaiRootmuxAudioPll1` = 1U,
`kCLOCK_SaiRootmuxAudioPll2` = 2U,
`kCLOCK_SaiRootmuxVideoPll1` = 3U,
`kCLOCK_SaiRootmuxSysPll1Div6` = 4U,
`kCLOCK_SaiRootmuxOsc27m` = 5U,
`kCLOCK_SaiRootmuxExtClk123` = 6U,
`kCLOCK_SaiRootmuxExtClk234` = 7U }

Root clock select enumeration for SAI peripheral.

- enum `clock_pll_gate_t` {

```
kCLOCK_ArmPllGate = (uint32_t)(&(CCM)->PLL_CTRL[12].PLL_CTRL),
kCLOCK_GpuPllGate = (uint32_t)(&(CCM)->PLL_CTRL[13].PLL_CTRL),
kCLOCK_VpuPllGate = (uint32_t)(&(CCM)->PLL_CTRL[14].PLL_CTRL),
kCLOCK_DramPllGate = (uint32_t)(&(CCM)->PLL_CTRL[15].PLL_CTRL),
kCLOCK_SysPll1Gate = (uint32_t)(&(CCM)->PLL_CTRL[16].PLL_CTRL),
kCLOCK_SysPll1Div2Gate = (uint32_t)(&(CCM)->PLL_CTRL[17].PLL_CTRL),
kCLOCK_SysPll1Div3Gate = (uint32_t)(&(CCM)->PLL_CTRL[18].PLL_CTRL),
kCLOCK_SysPll1Div4Gate = (uint32_t)(&(CCM)->PLL_CTRL[19].PLL_CTRL),
kCLOCK_SysPll1Div5Gate = (uint32_t)(&(CCM)->PLL_CTRL[20].PLL_CTRL),
kCLOCK_SysPll1Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[21].PLL_CTRL),
kCLOCK_SysPll1Div8Gate = (uint32_t)(&(CCM)->PLL_CTRL[22].PLL_CTRL),
kCLOCK_SysPll1Div10Gate = (uint32_t)(&(CCM)->PLL_CTRL[23].PLL_CTRL),
kCLOCK_SysPll1Div20Gate = (uint32_t)(&(CCM)->PLL_CTRL[24].PLL_CTRL),
kCLOCK_SysPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[25].PLL_CTRL),
kCLOCK_SysPll2Div2Gate = (uint32_t)(&(CCM)->PLL_CTRL[26].PLL_CTRL),
kCLOCK_SysPll2Div3Gate = (uint32_t)(&(CCM)->PLL_CTRL[27].PLL_CTRL),
kCLOCK_SysPll2Div4Gate = (uint32_t)(&(CCM)->PLL_CTRL[28].PLL_CTRL),
kCLOCK_SysPll2Div5Gate = (uint32_t)(&(CCM)->PLL_CTRL[29].PLL_CTRL),
kCLOCK_SysPll2Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[30].PLL_CTRL),
kCLOCK_SysPll2Div8Gate = (uint32_t)(&(CCM)->PLL_CTRL[31].PLL_CTRL),
kCLOCK_SysPll2Div10Gate = (uint32_t)(&(CCM)->PLL_CTRL[32].PLL_CTRL),
kCLOCK_SysPll2Div20Gate = (uint32_t)(&(CCM)->PLL_CTRL[33].PLL_CTRL),
kCLOCK_SysPll3Gate = (uint32_t)(&(CCM)->PLL_CTRL[34].PLL_CTRL),
kCLOCK_AudioPll1Gate = (uint32_t)(&(CCM)->PLL_CTRL[35].PLL_CTRL),
kCLOCK_AudioPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[36].PLL_CTRL),
kCLOCK_VideoPll1Gate = (uint32_t)(&(CCM)->PLL_CTRL[37].PLL_CTRL),
kCLOCK_VideoPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[38].PLL_CTRL) }
```

CCM PLL gate control.

- enum clock_gate_value_t {
kCLOCK_ClockNotNeeded = 0x0U,
kCLOCK_ClockNeededRun = 0x1111U,
kCLOCK_ClockNeededRunWait = 0x2222U,
kCLOCK_ClockNeededAll = 0x3333U }

CCM gate control value.

- enum clock_pll_bypass_ctrl_t {
 kCLOCK_AudioPll1BypassCtrl = CCM_ANALOG_TUPLE(AUDIO_PLL1_CFG0, CCM_ANALOG_AUDIO_PLL1_CFG0_PLL_BYPASS_SHIFT),
 kCLOCK_AudioPll2BypassCtrl = CCM_ANALOG_TUPLE(AUDIO_PLL2_CFG0, CCM_ANALOG_AUDIO_PLL2_CFG0_PLL_BYPASS_SHIFT),
 kCLOCK_VideoPll1BypassCtrl = CCM_ANALOG_TUPLE(VIDEO_PLL_CFG0, CCM_ANALOG_VIDEO_PLL_CFG0_PLL_BYPASS_SHIFT),
 kCLOCK_GpuPLLWrBypassCtrl = CCM_ANALOG_TUPLE(GPU_PLL_CFG0, CCM_ANALOG_GPU_PLL_CFG0_PLL_BYPASS_SHIFT),
 kCLOCK_VpuPllWrBypassCtrl = CCM_ANALOG_TUPLE(VPU_PLL_CFG0, CCM_ANALOG_VPU_PLL_CFG0_PLL_BYPASS_SHIFT),
 };

```

G_VPU_PLL_CFG0_PLL_BYPASS_SHIFT),
kCLOCK_ArmPllPwrBypassCtrl = CCM_ANALOG_TUPLE(ARM_PLL_CFG0, CCM_ANALOG_ARM_PLL_CFG0_PLL_BYPASS_SHIFT),
kCLOCK_SysPll1InternalPll1BypassCtrl = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG_SYS_PLL_CFG0_PLL_BYPASS1_SHIFT),
kCLOCK_SysPll1InternalPll2BypassCtrl = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG_SYS_PLL_CFG0_PLL_BYPASS2_SHIFT),
kCLOCK_SysPll2InternalPll1BypassCtrl = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG_SYS_PLL2_CFG0_PLL_BYPASS1_SHIFT),
kCLOCK_SysPll2InternalPll2BypassCtrl = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG_SYS_PLL2_CFG0_PLL_BYPASS2_SHIFT),
kCLOCK_SysPll3InternalPll1BypassCtrl = CCM_ANALOG_TUPLE(SYS_PLL3_CFG0, CCM_ANALOG_SYS_PLL3_CFG0_PLL_BYPASS1_SHIFT),
kCLOCK_SysPll3InternalPll2BypassCtrl = CCM_ANALOG_TUPLE(SYS_PLL3_CFG0, CCM_ANALOG_SYS_PLL3_CFG0_PLL_BYPASS2_SHIFT),
kCLOCK_VideoPll2InternalPll1BypassCtrl = CCM_ANALOG_TUPLE(VIDEO_PLL2_CFG0, CCM_ANALOG_VIDEO_PLL2_CFG0_PLL_BYPASS1_SHIFT),
kCLOCK_VideoPll2InternalPll2BypassCtrl = CCM_ANALOG_TUPLE(VIDEO_PLL2_CFG0, CCM_ANALOG_VIDEO_PLL2_CFG0_PLL_BYPASS2_SHIFT),
kCLOCK_DramPllInternalPll1BypassCtrl = CCM_ANALOG_TUPLE(DRAM_PLL_CFG0, CCM_ANALOG_DRAM_PLL_CFG0_PLL_BYPASS1_SHIFT),
kCLOCK_DramPllInternalPll2BypassCtrl = CCM_ANALOG_TUPLE(DRAM_PLL_CFG0, CCM_ANALOG_DRAM_PLL_CFG0_PLL_BYPASS2_SHIFT) }

```

PLL control names for PLL bypass.

- enum `clock_pll_clke_t` {


```

kCLOCK_AudioPll1Clke = CCM_ANALOG_TUPLE(AUDIO_PLL1_CFG0, CCM_ANALOG_AUDIO_PLL1_CFG0_PLL_CLKE_SHIFT),
kCLOCK_AudioPll2Clke = CCM_ANALOG_TUPLE(AUDIO_PLL2_CFG0, CCM_ANALOG_AUDIO_PLL2_CFG0_PLL_CLKE_SHIFT),
kCLOCK_VideoPll1Clke = CCM_ANALOG_TUPLE(VIDEO_PLL_CFG0, CCM_ANALOG_VIDEO_PLL_CFG0_PLL_CLKE_SHIFT),
kCLOCK_GpuPllClke = CCM_ANALOG_TUPLE(GPU_PLL_CFG0, CCM_ANALOG_GPU_PLL_CFG0_PLL_CLKE_SHIFT),
kCLOCK_VpuPllClke = CCM_ANALOG_TUPLE(VPU_PLL_CFG0, CCM_ANALOG_VPU_PLL_CFG0_PLL_CLKE_SHIFT),
kCLOCK_ArmPllClke = CCM_ANALOG_TUPLE(ARM_PLL_CFG0, CCM_ANALOG_ARM_PLL_CFG0_PLL_CLKE_SHIFT),
kCLOCK_SystemPll1Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG_SYS_PLL_CFG0_PLL_CLKE_SHIFT),
kCLOCK_SystemPll1Div2Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG_SYS_PLL_CFG0_PLL_DIV2_CLKE_SHIFT),
kCLOCK_SystemPll1Div3Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG_SYS_PLL_CFG0_PLL_DIV3_CLKE_SHIFT),
kCLOCK_SystemPll1Div4Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG_

```

```

_SYS_PLL_CFG0_PLL_DIV4_CLK_SHIFT),
kCLOCK_SystemPll1Div5Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG-
_SYS_PLL_CFG0_PLL_DIV5_CLK_SHIFT),
kCLOCK_SystemPll1Div6Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG-
_SYS_PLL_CFG0_PLL_DIV6_CLK_SHIFT),
kCLOCK_SystemPll1Div8Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG-
_SYS_PLL_CFG0_PLL_DIV8_CLK_SHIFT),
kCLOCK_SystemPll1Div10Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG-
G_SYS_PLL_CFG0_PLL_DIV10_CLK_SHIFT),
kCLOCK_SystemPll1Div20Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG-
G_SYS_PLL_CFG0_PLL_DIV20_CLK_SHIFT),
kCLOCK_SystemPll2Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG_S-
YS_PLL2_CFG0_PLL_CLK_SHIFT),
kCLOCK_SystemPll2Div2Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV2_CLK_SHIFT),
kCLOCK_SystemPll2Div3Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV3_CLK_SHIFT),
kCLOCK_SystemPll2Div4Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV4_CLK_SHIFT),
kCLOCK_SystemPll2Div5Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV5_CLK_SHIFT),
kCLOCK_SystemPll2Div6Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV6_CLK_SHIFT),
kCLOCK_SystemPll2Div8Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV8_CLK_SHIFT),
kCLOCK_SystemPll2Div10Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV10_CLK_SHIFT),
kCLOCK_SystemPll2Div20Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALOG-
G_SYS_PLL2_CFG0_PLL_DIV20_CLK_SHIFT),
kCLOCK_SystemPll3Clke = CCM_ANALOG_TUPLE(SYS_PLL3_CFG0, CCM_ANALOG_S-
YS_PLL3_CFG0_PLL_CLK_SHIFT),
kCLOCK_VideoPll2Clke = CCM_ANALOG_TUPLE(VIDEO_PLL2_CFG0, CCM_ANALOG_-
VIDEO_PLL2_CFG0_PLL_CLK_SHIFT),
kCLOCK_DramPllClke = CCM_ANALOG_TUPLE(DRAM_PLL_CFG0, CCM_ANALOG_DR-
AM_PLL_CFG0_PLL_CLK_SHIFT),
kCLOCK_OSC25MClke = CCM_ANALOG_TUPLE(OSC_MISC_CFG, CCM_ANALOG_OSC-
_MISC_CFG_OSC_25M_CLK_SHIFT),
kCLOCK_OSC27MClke = CCM_ANALOG_TUPLE(OSC_MISC_CFG, CCM_ANALOG_OSC-
_MISC_CFG_OSC_27M_CLK_SHIFT) }

```

PLL clock names for clock enable/disable settings.

- enum `clock_pll_ctrl_t`
ANALOG Power down override control.
- enum `_osc_mode` {
 `kOSC_OscMode` = 0U,
 `kOSC_ExtMode` = 1U }

- *OSC work mode.*
- enum `osc32_src_t` {
`kOSC32_Src25MDiv800` = 0U,
`kOSC32_SrcRTC` }
- *OSC 32K input select.*
- enum `_ccm_analog_pll_ref_clk` {
`kANALOG_PllRefOsc25M` = 0U,
`kANALOG_PllRefOsc27M` = 1U,
`kANALOG_PllRefOscHdmiPhy27M` = 2U,
`kANALOG_PllRefClkPN` = 3U }
- *PLL reference clock select.*

Driver version

- #define `FSL_CLOCK_DRIVER_VERSION` (MAKE_VERSION(2, 0, 1))
CLOCK driver version 2.0.1.

CCM Root Clock Setting

- static void `CLOCK_SetRootMux` (`clock_root_control_t` rootClk, `uint32_t` mux)
Set clock root mux.
- static `uint32_t` `CLOCK_GetRootMux` (`clock_root_control_t` rootClk)
Get clock root mux.
- static void `CLOCK_EnableRoot` (`clock_root_control_t` rootClk)
Enable clock root.
- static void `CLOCK_DisableRoot` (`clock_root_control_t` rootClk)
Disable clock root.
- static bool `CLOCK_IsRootEnabled` (`clock_root_control_t` rootClk)
Check whether clock root is enabled.
- void `CLOCK_UpdateRoot` (`clock_root_control_t` ccmRootClk, `uint32_t` mux, `uint32_t` pre, `uint32_t` post)
Update clock root in one step, for dynamical clock switching Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.
- void `CLOCK_SetRootDivider` (`clock_root_control_t` ccmRootClk, `uint32_t` pre, `uint32_t` post)
Set root clock divider Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.
- static `uint32_t` `CLOCK_GetRootPreDivider` (`clock_root_control_t` rootClk)
Get clock root PRE_PODF.
- static `uint32_t` `CLOCK_GetRootPostDivider` (`clock_root_control_t` rootClk)
Get clock root POST_PODF.

OSC setting

- void `CLOCK_InitOSC25M` (const `osc_config_t` *config)
OSC25M init.
- void `CLOCK_DeinitOSC25M` (void)
OSC25M deinit.
- void `CLOCK_InitOSC27M` (const `osc_config_t` *config)
OSC27M init.
- void `CLOCK_DeinitOSC27M` (void)

Overview

- OSC27M deinit.*
- static void [CLOCK_SwitchOSC32Src](#) ([osc32_src_t](#) sel)
switch 32KHZ OSC input

CCM Gate Control

- static void [CLOCK_ControlGate](#) ([uint32_t](#) ccmGate, [clock_gate_value_t](#) control)
lockrief Set PLL or CCGR gate control
- void [CLOCK_EnableClock](#) ([clock_ip_name_t](#) ccmGate)
Enable CCGR clock gate and root clock gate for each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.
- void [CLOCK_DisableClock](#) ([clock_ip_name_t](#) ccmGate)
Disable CCGR clock gate for the each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

CCM Analog PLL Operatoin Functions

- static void [CLOCK_PowerUpPll](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_ctrl_t](#) pllControl)
Power up PLL.
- static void [CLOCK_PowerDownPll](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_ctrl_t](#) pllControl)
Power down PLL.
- static void [CLOCK_SetPllBypass](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_bypass_ctrl_t](#) pllControl, bool bypass)
PLL bypass setting.
- static bool [CLOCK_IsPllBypassed](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_bypass_ctrl_t](#) pllControl)
Check if PLL is bypassed.
- static bool [CLOCK_IsPllLocked](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_ctrl_t](#) pllControl)
Check if PLL clock is locked.
- static void [CLOCK_EnableAnalogClock](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_clke_t](#) pllClock)
Enable PLL clock.
- static void [CLOCK_DisableAnalogClock](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_clke_t](#) pllClock)
Disable PLL clock.
- static void [CLOCK_OverrideAnalogClke](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_clke_t](#) ovClock, bool override)
Override PLL clock output enable.
- static void [CLOCK_OverridePllPd](#) ([CCM_ANALOG_Type](#) *base, [clock_pll_ctrl_t](#) pdClock, bool override)
Override PLL power down.
- void [CLOCK_InitArmPll](#) (const [ccm_analog_frac_pll_config_t](#) *config)
Initializes the ANALOG ARM PLL.
- void [CLOCK_DeinitArmPll](#) (void)
De-initialize the ARM PLL.
- void [CLOCK_InitSysPll1](#) (const [ccm_analog_sscg_pll_config_t](#) *config)
Initializes the ANALOG SYS PLL1.
- void [CLOCK_DeinitSysPll1](#) (void)
De-initialize the System PLL1.

- void **CLOCK_InitSysPll2** (const **ccm_analog_sscg_pll_config_t** *config)
Initializes the ANALOG SYS PLL2.
- void **CLOCK_DeinitSysPll2** (void)
De-initialize the System PLL2.
- void **CLOCK_InitSysPll3** (const **ccm_analog_sscg_pll_config_t** *config)
Initializes the ANALOG SYS PLL3.
- void **CLOCK_DeinitSysPll3** (void)
De-initialize the System PLL3.
- void **CLOCK_InitDramPll** (const **ccm_analog_sscg_pll_config_t** *config)
Initializes the ANALOG DDR PLL.
- void **CLOCK_DeinitDramPll** (void)
De-initialize the Dram PLL.
- void **CLOCK_InitAudioPll1** (const **ccm_analog_frac_pll_config_t** *config)
Initializes the ANALOG AUDIO PLL1.
- void **CLOCK_DeinitAudioPll1** (void)
De-initialize the Audio PLL1.
- void **CLOCK_InitAudioPll2** (const **ccm_analog_frac_pll_config_t** *config)
Initializes the ANALOG AUDIO PLL2.
- void **CLOCK_DeinitAudioPll2** (void)
De-initialize the Audio PLL2.
- void **CLOCK_InitVideoPll1** (const **ccm_analog_frac_pll_config_t** *config)
Initializes the ANALOG VIDEO PLL1.
- void **CLOCK_DeinitVedioPll1** (void)
De-initialize the Vedio PLL1.
- void **CLOCK_InitVideoPll2** (const **ccm_analog_sscg_pll_config_t** *config)
Initializes the ANALOG VIDEO PLL2.
- void **CLOCK_DeinitVedioPll2** (void)
De-initialize the Vedio PLL2.
- void **CLOCK_InitSSCGPll** (CCM_ANALOG_Type *base, const **ccm_analog_sscg_pll_config_t** *config, **clock_pll_ctrl_t** type)
Initializes the ANALOG SSCG PLL.
- uint32_t **CLOCK_GetSSCGPllFreq** (CCM_ANALOG_Type *base, **clock_pll_ctrl_t** type, uint32_t refClkFreq, bool pll1Bypass)
Get the ANALOG SSCG PLL clock frequency.
- void **CLOCK_InitFracPll** (CCM_ANALOG_Type *base, const **ccm_analog_frac_pll_config_t** *config, **clock_pll_ctrl_t** type)
Initializes the ANALOG Fractional PLL.
- uint32_t **CLOCK_GetFracPllFreq** (CCM_ANALOG_Type *base, **clock_pll_ctrl_t** type, uint32_t refClkFreq)
Gets the ANALOG Fractional PLL clock frequency.
- uint32_t **CLOCK_GetPllFreq** (**clock_pll_ctrl_t** pll)
Gets PLL clock frequency.
- uint32_t **CLOCK_GetPllRefClkFreq** (**clock_pll_ctrl_t** ctrl)
Gets PLL reference clock frequency.

CCM Get frequency

- uint32_t **CLOCK_GetFreq** (**clock_name_t** clockName)
Gets the clock frequency for a specific clock name.
- uint32_t **CLOCK_GetCoreM4Freq** (void)
Get the CCM Cortex M4 core frequency.

Data Structure Documentation

- uint32_t [CLOCK_GetAxiFreq](#) (void)
Get the CCM Axi bus frequency.
- uint32_t [CLOCK_GetAhbFreq](#) (void)
Get the CCM Ahb bus frequency.

5.2 Data Structure Documentation

5.2.1 struct osc_config_t

Data Fields

- uint8_t [oscMode](#)
ext or osc mode
- uint8_t [oscDiv](#)
osc divider

5.2.2 struct ccm_analog_frac_pll_config_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

Data Fields

- uint8_t [refSel](#)
pll reference clock sel
- uint8_t [refDiv](#)
A 6bit divider to make sure the REF must be within the range 10MHZ~300MHZ.
- uint32_t [fractionDiv](#)
Include fraction divider(divider:1:2²⁴) output clock range is 2000MHZ-4000MHZ.
- uint8_t [outDiv](#)
output clock divide, output clock range is 30MHZ to 2000MHZ, must be a even value

5.2.3 struct ccm_analog_sscg_pll_config_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

Data Fields

- uint8_t [refSel](#)
pll reference clock sel
- uint8_t [refDiv1](#)

A 3bit divider to make sure the REF must be within the range 25MHZ~235MHZ ,post_divide REF must be within the range 25MHZ~54MHZ.

- uint8_t [refDiv2](#)

A 6bit divider to make sure the post_divide REF must be within the range 54MHZ~75MHZ.

- uint32_t [loopDivider1](#)

A 6bit internal PLL1 feedback clock divider, output clock range must be within the range 1600MHZ-2400-MHZ.

- uint32_t [loopDivider2](#)

A 6bit internal PLL2 feedback clock divider, output clock range must be within the range 1200MHZ-2400-MHZ.

- uint8_t [outDiv](#)

A 6bit output clock divide, output clock range is 20MHZ to 1200MHZ.

5.3 Macro Definition Documentation

5.3.1 #define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))

5.3.2 #define ECSPI_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Ecspl, kCLOCK_Ecspl2,
    kCLOCK_Ecspl3,
}
```

5.3.3 #define GPIO_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2,
    kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5,
}
```

5.3.4 #define GPT_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2,
    kCLOCK_Gpt3, kCLOCK_Gpt4, kCLOCK_Gpt5,
    kCLOCK_Gpt6,
}
```

Macro Definition Documentation

5.3.5 #define I2C_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_I2c1, kCLOCK_I2c2,
    kCLOCK_I2c3, kCLOCK_I2c4,
}
```

5.3.6 #define IOMUX_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Iomuxc0, kCLOCK_Iomuxc1, kCLOCK_Iomuxc2, kCLOCK_Iomuxc3, kCLOCK_Iomuxc4,
}
```

5.3.7 #define PWM_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Pwm1, kCLOCK_Pwm2,
    kCLOCK_Pwm3, kCLOCK_Pwm4,
}
```

5.3.8 #define RDC_CLOCKS

Value:

```
{
    kCLOCK_Rdc,
}
```

5.3.9 #define SAI_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Sai1, kCLOCK_Sai2,
    kCLOCK_Sai3, kCLOCK_Sai4, kCLOCK_Sai5,
    kCLOCK_Sai6,
}
```

5.3.10 #define RDC_SEMA42_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Sema42_1, kCLOCK_Sema42_2
}
```

5.3.11 #define UART_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Uart1, kCLOCK_Uart2,
    kCLOCK_Uart3, kCLOCK_Uart4,
}
```

5.3.12 #define USDHC_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2
}
```

5.3.13 #define WDOG_CLOCKS

Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2,
    kCLOCK_Wdog3
}
```

5.3.14 #define TMU_CLOCKS

Value:

```
{
    kCLOCK_TempSensor,
}
```

Enumeration Type Documentation

5.3.15 #define SDMA_CLOCKS

Value:

```
{  
    kCLOCK_Sdma1, kCLOCK_Sdma2  
}
```

5.3.16 #define MU_CLOCKS

Value:

```
{  
    kCLOCK_Mu  
}
```

5.3.17 #define kCLOCK_CoreSysClk kCLOCK_CoreM4Clk

5.3.18 #define CLOCK_GetCoreSysClkFreq CLOCK_GetCoreM4Freq

5.4 Enumeration Type Documentation

5.4.1 enum clock_name_t

Enumerator

kCLOCK_CoreM4Clk ARM M4 Core clock.
kCLOCK_AxiClk Main AXI bus clock.
kCLOCK_AhbClk AHB bus clock.
kCLOCK_IpgClk IPG bus clock.

5.4.2 enum clock_ip_name_t

Enumerator

kCLOCK_Ecspi1 ECSPi1 Clock Gate.
kCLOCK_Ecspi2 ECSPi2 Clock Gate.
kCLOCK_Ecspi3 ECSPi3 Clock Gate.
kCLOCK_Gpio1 GPIO1 Clock Gate.
kCLOCK_Gpio2 GPIO2 Clock Gate.
kCLOCK_Gpio3 GPIO3 Clock Gate.
kCLOCK_Gpio4 GPIO4 Clock Gate.

kCLOCK_Gpio5 GPIO5 Clock Gate.
kCLOCK_Gpt1 GPT1 Clock Gate.
kCLOCK_Gpt2 GPT2 Clock Gate.
kCLOCK_Gpt3 GPT3 Clock Gate.
kCLOCK_Gpt4 GPT4 Clock Gate.
kCLOCK_Gpt5 GPT5 Clock Gate.
kCLOCK_Gpt6 GPT6 Clock Gate.
kCLOCK_I2c1 I2C1 Clock Gate.
kCLOCK_I2c2 I2C2 Clock Gate.
kCLOCK_I2c3 I2C3 Clock Gate.
kCLOCK_I2c4 I2C4 Clock Gate.
kCLOCK_Iomux0 IOMUX Clock Gate.
kCLOCK_Iomux1 IOMUX Clock Gate.
kCLOCK_Iomux2 IOMUX Clock Gate.
kCLOCK_Iomux3 IOMUX Clock Gate.
kCLOCK_Iomux4 IOMUX Clock Gate.
kCLOCK_M4 M4 Clock Gate.
kCLOCK_Mu MU Clock Gate.
kCLOCK_Ocram OCRAM Clock Gate.
kCLOCK_OcramS OCRAM S Clock Gate.
kCLOCK_Pwm1 PWM1 Clock Gate.
kCLOCK_Pwm2 PWM2 Clock Gate.
kCLOCK_Pwm3 PWM3 Clock Gate.
kCLOCK_Pwm4 PWM4 Clock Gate.
kCLOCK_Qspi QSPI Clock Gate.
kCLOCK_Rdc RDC Clock Gate.
kCLOCK_Sai1 SAI1 Clock Gate.
kCLOCK_Sai2 SAI2 Clock Gate.
kCLOCK_Sai3 SAI3 Clock Gate.
kCLOCK_Sai4 SAI4 Clock Gate.
kCLOCK_Sai5 SAI5 Clock Gate.
kCLOCK_Sai6 SAI6 Clock Gate.
kCLOCK_Sema42_1 RDC SEMA42 Clock Gate.
kCLOCK_Sema42_2 RDC SEMA42 Clock Gate.
kCLOCK_Uart1 UART1 Clock Gate.
kCLOCK_Uart2 UART2 Clock Gate.
kCLOCK_Uart3 UART3 Clock Gate.
kCLOCK_Uart4 UART4 Clock Gate.
kCLOCK_Wdog1 WDOG1 Clock Gate.
kCLOCK_Wdog2 WDOG2 Clock Gate.
kCLOCK_Wdog3 WDOG3 Clock Gate.
kCLOCK_TempSensor TempSensor Clock Gate.
kCLOCK_Sdma1 SDMA1 Clock Gate.
kCLOCK_Sdma2 SDMA2 Clock Gate.

5.4.3 enum clock_root_control_t

Enumerator

kCLOCK_RootM4 ARM Cortex-M4 Clock control name.
kCLOCK_RootAxi AXI Clock control name.
kCLOCK_RootNoc NOC Clock control name.
kCLOCK_RootAhb AHB Clock control name.
kCLOCK_RootIpg IPG Clock control name.
kCLOCK_RootSai1 SAI1 Clock control name.
kCLOCK_RootSai2 SAI2 Clock control name.
kCLOCK_RootSai3 SAI3 Clock control name.
kCLOCK_RootSai4 SAI4 Clock control name.
kCLOCK_RootSai5 SAI5 Clock control name.
kCLOCK_RootSai6 SAI6 Clock control name.
kCLOCK_RootQspi QSPI Clock control name.
kCLOCK_RootI2c1 I2C1 Clock control name.
kCLOCK_RootI2c2 I2C2 Clock control name.
kCLOCK_RootI2c3 I2C3 Clock control name.
kCLOCK_RootI2c4 I2C4 Clock control name.
kCLOCK_RootUart1 UART1 Clock control name.
kCLOCK_RootUart2 UART2 Clock control name.
kCLOCK_RootUart3 UART3 Clock control name.
kCLOCK_RootUart4 UART4 Clock control name.
kCLOCK_RootEcspi1 ECSPI1 Clock control name.
kCLOCK_RootEcspi2 ECSPI2 Clock control name.
kCLOCK_RootEcspi3 ECSPI3 Clock control name.
kCLOCK_RootPwm1 PWM1 Clock control name.
kCLOCK_RootPwm2 PWM2 Clock control name.
kCLOCK_RootPwm3 PWM3 Clock control name.
kCLOCK_RootPwm4 PWM4 Clock control name.
kCLOCK_RootGpt1 GPT1 Clock control name.
kCLOCK_RootGpt2 GPT2 Clock control name.
kCLOCK_RootGpt3 GPT3 Clock control name.
kCLOCK_RootGpt4 GPT4 Clock control name.
kCLOCK_RootGpt5 GPT5 Clock control name.
kCLOCK_RootGpt6 GPT6 Clock control name.
kCLOCK_RootWdog WDOG Clock control name.

5.4.4 enum clock_rootmux_m4_clk_sel_t

Enumerator

kCLOCK_M4RootmuxOsc25m ARM Cortex-M4 Clock from OSC 25M.

kCLOCK_M4RootmuxSysPll2Div5 ARM Cortex-M4 Clock from SYSTEM PLL2 divided by 5.
kCLOCK_M4RootmuxSysPll2Div4 ARM Cortex-M4 Clock from SYSTEM PLL2 divided by 4.
kCLOCK_M4RootmuxSysPll1Div3 ARM Cortex-M4 Clock from SYSTEM PLL1 divided by 3.
kCLOCK_M4RootmuxSysPll1 ARM Cortex-M4 Clock from SYSTEM PLL1.
kCLOCK_M4RootmuxAudioPll1 ARM Cortex-M4 Clock from AUDIO PLL1.
kCLOCK_M4RootmuxVideoPll1 ARM Cortex-M4 Clock from VIDEO PLL1.
kCLOCK_M4RootmuxSysPll3 ARM Cortex-M4 Clock from SYSTEM PLL3.

5.4.5 enum clock_rootmux_axi_clk_sel_t

Enumerator

kCLOCK_AxiRootmuxOsc25m ARM AXI Clock from OSC 25M.
kCLOCK_AxiRootmuxSysPll2Div3 ARM AXI Clock from SYSTEM PLL2 divided by 3.
kCLOCK_AxiRootmuxSysPll1 ARM AXI Clock from SYSTEM PLL1.
kCLOCK_AxiRootmuxSysPll2Div4 ARM AXI Clock from SYSTEM PLL2 divided by 4.
kCLOCK_AxiRootmuxSysPll2 ARM AXI Clock from SYSTEM PLL2.
kCLOCK_AxiRootmuxAudioPll1 ARM AXI Clock from AUDIO PLL1.
kCLOCK_AxiRootmuxVideoPll1 ARM AXI Clock from VIDEO PLL1.
kCLOCK_AxiRootmuxSysPll1Div8 ARM AXI Clock from SYSTEM PLL1 divided by 8.

5.4.6 enum clock_rootmux_ahb_clk_sel_t

Enumerator

kCLOCK_AhbRootmuxOsc25m ARM AHB Clock from OSC 25M.
kCLOCK_AhbRootmuxSysPll1Div6 ARM AHB Clock from SYSTEM PLL1 divided by 6.
kCLOCK_AhbRootmuxSysPll1 ARM AHB Clock from SYSTEM PLL1.
kCLOCK_AhbRootmuxSysPll1Div2 ARM AHB Clock from SYSTEM PLL1 divided by 2.
kCLOCK_AhbRootmuxSysPll2Div8 ARM AHB Clock from SYSTEM PLL2 divided by 8.
kCLOCK_AhbRootmuxSysPll3 ARM AHB Clock from SYSTEM PLL3.
kCLOCK_AhbRootmuxAudioPll1 ARM AHB Clock from AUDIO PLL1.
kCLOCK_AhbRootmuxVideoPll1 ARM AHB Clock from VIDEO PLL1.

5.4.7 enum clock_rootmux_qspi_clk_sel_t

Enumerator

kCLOCK_QspiRootmuxOsc25m ARM QSPI Clock from OSC 25M.
kCLOCK_QspiRootmuxSysPll1Div2 ARM QSPI Clock from SYSTEM PLL1 divided by 2.
kCLOCK_QspiRootmuxSysPll1 ARM QSPI Clock from SYSTEM PLL1.

Enumeration Type Documentation

kCLOCK_QspiRootmuxSysPlI2Div2 ARM QSPI Clock from SYSTEM PLL2 divided by 2.
kCLOCK_QspiRootmuxAudioPlI2 ARM QSPI Clock from AUDIO PLL2.
kCLOCK_QspiRootmuxSysPlI1Div3 ARM QSPI Clock from SYSTEM PLL1 divided by 3.
kCLOCK_QspiRootmuxSysPlI3 ARM QSPI Clock from SYSTEM PLL3.
kCLOCK_QspiRootmuxSysPlI1Div8 ARM QSPI Clock from SYSTEM PLL1 divided by 8.

5.4.8 enum clock_rootmux_ecspi_clk_sel_t

Enumerator

kCLOCK_EcspiRootmuxOsc25m ECSPI Clock from OSC 25M.
kCLOCK_EcspiRootmuxSysPlI2Div5 ECSPI Clock from SYSTEM PLL2 divided by 5.
kCLOCK_EcspiRootmuxSysPlI1Div20 ECSPI Clock from SYSTEM PLL1 divided by 20.
kCLOCK_EcspiRootmuxSysPlI1Div5 ECSPI Clock from SYSTEM PLL1 divided by 5.
kCLOCK_EcspiRootmuxSysPlI1 ECSPI Clock from SYSTEM PLL1.
kCLOCK_EcspiRootmuxSysPlI3 ECSPI Clock from SYSTEM PLL3.
kCLOCK_EcspiRootmuxSysPlI2Div4 ECSPI Clock from SYSTEM PLL2 divided by 4.
kCLOCK_EcspiRootmuxAudioPlI2 ECSPI Clock from AUDIO PLL2.

5.4.9 enum clock_rootmux_i2c_clk_sel_t

Enumerator

kCLOCK_I2cRootmuxOsc25m I2C Clock from OSC 25M.
kCLOCK_I2cRootmuxSysPlI1Div5 I2C Clock from SYSTEM PLL1 divided by 5.
kCLOCK_I2cRootmuxSysPlI2Div20 I2C Clock from SYSTEM PLL2 divided by 20.
kCLOCK_I2cRootmuxSysPlI3 I2C Clock from SYSTEM PLL3 .
kCLOCK_I2cRootmuxAudioPlI1 I2C Clock from AUDIO PLL1.
kCLOCK_I2cRootmuxVideoPlI1 I2C Clock from VIDEO PLL1.
kCLOCK_I2cRootmuxAudioPlI2 I2C Clock from AUDIO PLL2.
kCLOCK_I2cRootmuxSysPlI1Div6 I2C Clock from SYSTEM PLL1 divided by 6.

5.4.10 enum clock_rootmux_uart_clk_sel_t

Enumerator

kCLOCK_UartRootmuxOsc25m UART Clock from OSC 25M.
kCLOCK_UartRootmuxSysPlI1Div10 UART Clock from SYSTEM PLL1 divided by 10.
kCLOCK_UartRootmuxSysPlI2Div5 UART Clock from SYSTEM PLL2 divided by 5.
kCLOCK_UartRootmuxSysPlI2Div10 UART Clock from SYSTEM PLL2 divided by 10.
kCLOCK_UartRootmuxSysPlI3 UART Clock from SYSTEM PLL3.

kCLOCK_UartRootmuxExtClk2 UART Clock from External Clock 2.
kCLOCK_UartRootmuxExtClk34 UART Clock from External Clock 3, External Clock 4.
kCLOCK_UartRootmuxAudioPll2 UART Clock from Audio PLL2.

5.4.11 enum clock_rootmux_gpt_t

Enumerator

kCLOCK_GptRootmuxOsc25m GPT Clock from OSC 25M.
kCLOCK_GptRootmuxSystemPll2Div10 GPT Clock from SYSTEM PLL2 divided by 10.
kCLOCK_GptRootmuxSysPll1Div2 GPT Clock from SYSTEM PLL1 divided by 2.
kCLOCK_GptRootmuxSysPll1Div20 GPT Clock from SYSTEM PLL1 divided by 20.
kCLOCK_GptRootmuxVideoPll1 GPT Clock from VIDEO PLL1.
kCLOCK_GptRootmuxSystemPll1Div10 GPT Clock from SYSTEM PLL1 divided by 10.
kCLOCK_GptRootmuxAudioPll1 GPT Clock from AUDIO PLL1.
kCLOCK_GptRootmuxExtClk123 GPT Clock from External Clock1, External Clock2, External Clock3.

5.4.12 enum clock_rootmux_wdog_clk_sel_t

Enumerator

kCLOCK_WdogRootmuxOsc25m WDOG Clock from OSC 25M.
kCLOCK_WdogRootmuxSysPll1Div6 WDOG Clock from SYSTEM PLL1 divided by 6.
kCLOCK_WdogRootmuxSysPll1Div5 WDOG Clock from SYSTEM PLL1 divided by 5.
kCLOCK_WdogRootmuxVpuPll WDOG Clock from VPU DLL.
kCLOCK_WdogRootmuxSystemPll2Div8 WDOG Clock from SYSTEM PLL2 divided by 8.
kCLOCK_WdogRootmuxSystemPll3 WDOG Clock from SYSTEM PLL3.
kCLOCK_WdogRootmuxSystemPll1Div10 WDOG Clock from SYSTEM PLL1 divided by 10.
kCLOCK_WdogRootmuxSystemPll2Div6 WDOG Clock from SYSTEM PLL2 divided by 6.

5.4.13 enum clock_rootmux_Pwm_clk_sel_t

Enumerator

kCLOCK_PwmRootmuxOsc25m PWM Clock from OSC 25M.
kCLOCK_PwmRootmuxSysPll2Div10 PWM Clock from SYSTEM PLL2 divided by 10.
kCLOCK_PwmRootmuxSysPll1Div5 PWM Clock from SYSTEM PLL1 divided by 5.
kCLOCK_PwmRootmuxSysPll1Div20 PWM Clock from SYSTEM PLL1 divided by 20.
kCLOCK_PwmRootmuxSystemPll3 PWM Clock from SYSTEM PLL3.
kCLOCK_PwmRootmuxExtClk12 PWM Clock from External Clock1, External Clock2.

Enumeration Type Documentation

kCLOCK_PwmRootmuxSystemPll1Div10 PWM Clock from SYSTEM PLL1 divided by 10.

kCLOCK_PwmRootmuxVideoPll1 PWM Clock from VIDEO PLL1.

5.4.14 enum clock_rootmux_sai_clk_sel_t

Enumerator

kCLOCK_SaiRootmuxOsc25m SAI Clock from OSC 25M.

kCLOCK_SaiRootmuxAudioPll1 SAI Clock from AUDIO PLL1.

kCLOCK_SaiRootmuxAudioPll2 SAI Clock from AUDIO PLL2.

kCLOCK_SaiRootmuxVideoPll1 SAI Clock from VIDEO PLL1.

kCLOCK_SaiRootmuxSysPll1Div6 SAI Clock from SYSTEM PLL1 divided by 6.

kCLOCK_SaiRootmuxOsc27m SAI Clock from OSC 27M.

kCLOCK_SaiRootmuxExtClk123 SAI Clock from External Clock1, External Clock2, External Clock3.

kCLOCK_SaiRootmuxExtClk234 SAI Clock from External Clock2, External Clock3, External Clock4.

5.4.15 enum clock_pll_gate_t

Enumerator

kCLOCK_ArmPllGate ARM PLL Gate.

kCLOCK_GpuPllGate GPU PLL Gate.

kCLOCK_VpuPllGate VPU PLL Gate.

kCLOCK_DramPllGate DRAM PLL1 Gate.

kCLOCK_SysPll1Gate SYSTEM PLL1 Gate.

kCLOCK_SysPll1Div2Gate SYSTEM PLL1 Div2 Gate.

kCLOCK_SysPll1Div3Gate SYSTEM PLL1 Div3 Gate.

kCLOCK_SysPll1Div4Gate SYSTEM PLL1 Div4 Gate.

kCLOCK_SysPll1Div5Gate SYSTEM PLL1 Div5 Gate.

kCLOCK_SysPll1Div6Gate SYSTEM PLL1 Div6 Gate.

kCLOCK_SysPll1Div8Gate SYSTEM PLL1 Div8 Gate.

kCLOCK_SysPll1Div10Gate SYSTEM PLL1 Div10 Gate.

kCLOCK_SysPll1Div20Gate SYSTEM PLL1 Div20 Gate.

kCLOCK_SysPll2Gate SYSTEM PLL2 Gate.

kCLOCK_SysPll2Div2Gate SYSTEM PLL2 Div2 Gate.

kCLOCK_SysPll2Div3Gate SYSTEM PLL2 Div3 Gate.

kCLOCK_SysPll2Div4Gate SYSTEM PLL2 Div4 Gate.

kCLOCK_SysPll2Div5Gate SYSTEM PLL2 Div5 Gate.

kCLOCK_SysPll2Div6Gate SYSTEM PLL2 Div6 Gate.

kCLOCK_SysPll2Div8Gate SYSTEM PLL2 Div8 Gate.

kCLOCK_SysPll2Div10Gate SYSTEM PLL2 Div10 Gate.

kCLOCK_SysPll2Div20Gate SYSTEM PLL2 Div20 Gate.
kCLOCK_SysPll3Gate SYSTEM PLL3 Gate.
kCLOCK_AudioPll1Gate AUDIO PLL1 Gate.
kCLOCK_AudioPll2Gate AUDIO PLL2 Gate.
kCLOCK_VideoPll1Gate VIDEO PLL1 Gate.
kCLOCK_VideoPll2Gate VIDEO PLL2 Gate.

5.4.16 enum clock_gate_value_t

Enumerator

kCLOCK_ClockNotNeeded Clock always disabled.
kCLOCK_ClockNeededRun Clock enabled when CPU is running.
kCLOCK_ClockNeededRunWait Clock enabled when CPU is running or in WAIT mode.
kCLOCK_ClockNeededAll Clock always enabled.

5.4.17 enum clock_pll_bypass_ctrl_t

These constants define the PLL control names for PLL bypass.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: bypass bit shift.

Enumerator

kCLOCK_AudioPll1BypassCtrl CCM Audio PLL1 bypass Control.
kCLOCK_AudioPll2BypassCtrl CCM Audio PLL2 bypass Control.
kCLOCK_VideoPll1BypassCtrl CCM Video Pll1 bypass Control.
kCLOCK_GpuPLLpwrBypassCtrl CCM Gpu PLL bypass Control.
kCLOCK_VpuPllPwrBypassCtrl CCM Vpu PLL bypass Control.
kCLOCK_ArmPllPwrBypassCtrl CCM Arm PLL bypass Control.
kCLOCK_SysPll1InternalPll1BypassCtrl CCM System PLL1 internal pll1 bypass Control.
kCLOCK_SysPll1InternalPll2BypassCtrl CCM System PLL1 internal pll2 bypass Control.
kCLOCK_SysPll2InternalPll1BypassCtrl CCM Analog System PLL1 internal pll1 bypass Control.
kCLOCK_SysPll2InternalPll2BypassCtrl CCM Analog VIDEO System PLL1 internal pll1 bypass Control.
kCLOCK_SysPll3InternalPll1BypassCtrl CCM Analog VIDEO PLL bypass Control.
kCLOCK_SysPll3InternalPll2BypassCtrl CCM Analog VIDEO PLL bypass Control.
kCLOCK_VideoPll2InternalPll1BypassCtrl CCM Analog 480M PLL bypass Control.
kCLOCK_VideoPll2InternalPll2BypassCtrl CCM Analog 480M PLL bypass Control.
kCLOCK_DramPllInternalPll1BypassCtrl CCM Analog 480M PLL bypass Control.
kCLOCK_DramPllInternalPll2BypassCtrl CCM Analog 480M PLL bypass Control.

Enumeration Type Documentation

5.4.18 enum clock_pll_clke_t

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: Clock enable bit shift.

Enumerator

kCLOCK_AudioPll1Clke Audio pll1 clke.
kCLOCK_AudioPll2Clke Audio pll2 clke.
kCLOCK_VideoPll1Clke Video pll1 clke.
kCLOCK_GpuPllClke Gpu pll clke.
kCLOCK_VpuPllClke Vpu pll clke.
kCLOCK_ArmPllClke Arm pll clke.
kCLOCK_SystemPll1Clke System pll1 clke.
kCLOCK_SystemPll1Div2Clke System pll1 Div2 clke.
kCLOCK_SystemPll1Div3Clke System pll1 Div3 clke.
kCLOCK_SystemPll1Div4Clke System pll1 Div4 clke.
kCLOCK_SystemPll1Div5Clke System pll1 Div5 clke.
kCLOCK_SystemPll1Div6Clke System pll1 Div6 clke.
kCLOCK_SystemPll1Div8Clke System pll1 Div8 clke.
kCLOCK_SystemPll1Div10Clke System pll1 Div10 clke.
kCLOCK_SystemPll1Div20Clke System pll1 Div20 clke.
kCLOCK_SystemPll2Clke System pll2 clke.
kCLOCK_SystemPll2Div2Clke System pll2 Div2 clke.
kCLOCK_SystemPll2Div3Clke System pll2 Div3 clke.
kCLOCK_SystemPll2Div4Clke System pll2 Div4 clke.
kCLOCK_SystemPll2Div5Clke System pll2 Div5 clke.
kCLOCK_SystemPll2Div6Clke System pll2 Div6 clke.
kCLOCK_SystemPll2Div8Clke System pll2 Div8 clke.
kCLOCK_SystemPll2Div10Clke System pll2 Div10 clke.
kCLOCK_SystemPll2Div20Clke System pll2 Div20 clke.
kCLOCK_SystemPll3Clke System pll3 clke.
kCLOCK_VideoPll2Clke Video pll2 clke.
kCLOCK_DramPllClke Dram pll clke.
kCLOCK_OSC25MClke OSC25M clke.
kCLOCK_OSC27MClke OSC27M clke.

5.4.19 enum _osc_mode

Enumerator

kOSC_OscMode OSC oscillator mode.
kOSC_ExtMode OSC external mode.

5.4.20 enum osc32_src_t

Enumerator

kOSC32_Src25MDiv800 source from 25M divide 800

kOSC32_SrcRTC source from RTC

5.4.21 enum _ccm_analog_pll_ref_clk

Enumerator

kANALOG_PllRefOsc25M reference OSC 25M

kANALOG_PllRefOsc27M reference OSC 27M

kANALOG_PllRefOscHdmiPhy27M reference HDMI PHY 27M

kANALOG_PllRefClkPN reference CLK_P_N

5.5 Function Documentation

5.5.1 static void CLOCK_SetRootMux (clock_root_control_t *rootClk*, uint32_t *mux*) [inline], [static]

User maybe need to set more than one mux ROOT according to the clock tree description in the reference manual.

Parameters

<i>rootClk</i>	Root clock control (see clock_root_control_t enumeration).
<i>mux</i>	Root mux value (see _ccm_rootmux_xxx enumeration).

5.5.2 static uint32_t CLOCK_GetRootMux (clock_root_control_t *rootClk*) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

<i>rootClk</i>	Root clock control (see clock_root_control_t enumeration).
----------------	--

Returns

Root mux value (see [_ccm_rootmux_xxx](#) enumeration).

**5.5.3 static void CLOCK_EnableRoot (clock_root_control_t *rootClk*) [inline],
[static]**

Parameters

<i>base</i>	CCM base pointer.
<i>rootClk</i>	Root clock control (see clock_root_control_t enumeration)

5.5.4 static void CLOCK_DisableRoot (clock_root_control_t *rootClk*) [inline], [static]

Parameters

<i>base</i>	CCM base pointer.
<i>rootClk</i>	Root control (see clock_root_control_t enumeration)

5.5.5 static bool CLOCK_IsRootEnabled (clock_root_control_t *rootClk*) [inline], [static]

Parameters

<i>base</i>	CCM base pointer.
<i>rootClk</i>	Root control (see clock_root_control_t enumeration)

Returns

CCM root enabled or not.

- true: Clock root is enabled.
- false: Clock root is disabled.

5.5.6 void CLOCK_UpdateRoot (clock_root_control_t *ccmRootClk*, uint32_t *mux*, uint32_t *pre*, uint32_t *post*)

Parameters

Function Documentation

<i>ccmRootClk</i>	Root control (see clock_root_control_t enumeration)
<i>root</i>	mux value (see _ccm_rootmux_xxx enumeration)
<i>pre</i>	Pre divider value (0-7, divider=n+1)
<i>post</i>	Post divider value (0-63, divider=n+1)

5.5.7 void CLOCK_SetRootDivider (clock_root_control_t *ccmRootClk*, uint32_t *pre*, uint32_t *post*)

Parameters

<i>ccmRootClk</i>	Root control (see clock_root_control_t enumeration)
<i>pre</i>	Pre divider value (1-8)
<i>post</i>	Post divider value (1-64)

5.5.8 static uint32_t CLOCK_GetRootPreDivider (clock_root_control_t *rootClk*) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

<i>rootClk</i>	Root clock name (see clock_root_control_t enumeration).
----------------	---

Returns

Root Pre divider value.

5.5.9 static uint32_t CLOCK_GetRootPostDivider (clock_root_control_t *rootClk*) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

<i>rootClk</i>	Root clock name (see clock_root_control_t enumeration).
----------------	---

Returns

Root Post divider value.

5.5.10 void CLOCK_InitOSC25M (const osc_config_t * *config*)

Parameters

<i>config</i>	osc configuration
---------------	-------------------

5.5.11 void CLOCK_DeinitOSC25M (void)

5.5.12 void CLOCK_InitOSC27M (const osc_config_t * *config*)

5.5.13 void CLOCK_DeinitOSC27M (void)

Parameters

<i>config</i>	osc configuration
---------------	-------------------

5.5.14 static void CLOCK_SwitchOSC32Src (osc32_src_t *sel*) [inline], [static]

Parameters

<i>sel</i>	OSC32 input clock select
------------	--------------------------

5.5.15 static void CLOCK_ControlGate (uint32_t *ccmGate*, clock_gate_value_t *control*) [inline], [static]

base CCM base pointer.

Function Documentation

Parameters

<i>ccmGate</i>	Gate control (see clock_pll_gate_t and clock_ip_name_t enumeration)
<i>control</i>	Gate control value (see clock_gate_value_t)

5.5.16 void CLOCK_EnableClock (clock_ip_name_t *ccmGate*)

Take care of that one module may need to set more than one clock gate.

Parameters

<i>ccmGate</i>	Gate control for each module (see clock_ip_name_t enumeration).
----------------	---

5.5.17 void CLOCK_DisableClock (clock_ip_name_t *ccmGate*)

Take care of that one module may need to set more than one clock gate.

Parameters

<i>ccmGate</i>	Gate control for each module (see clock_ip_name_t enumeration).
----------------	---

5.5.18 static void CLOCK_PowerUpPll (CCM_ANALOG_Type * *base*, clock_pll_ctrl_t *pllControl*) [inline], [static]

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see clock_pll_ctrl_t enumeration)

5.5.19 static void CLOCK_PowerDownPll (CCM_ANALOG_Type * *base*, clock_pll_ctrl_t *pllControl*) [inline], [static]

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see clock_pll_ctrl_t enumeration)

5.5.20 `static void CLOCK_SetPIIBypass (CCM_ANALOG_Type * base,
clock_pll_bypass_ctrl_t pllControl, bool bypass) [inline], [static]`

Function Documentation

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see <code>ccm_analog_pll_control_t</code> enumeration)
<i>bypass</i>	Bypass the PLL. <ul style="list-style-type: none">• true: Bypass the PLL.• false: Do not bypass the PLL.

5.5.21 `static bool CLOCK_IsPllBypassed (CCM_ANALOG_Type * base, clock_pll_bypass_ctrl_t pllControl) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see <code>ccm_analog_pll_control_t</code> enumeration)

Returns

PLL bypass status.

- true: The PLL is bypassed.
- false: The PLL is not bypassed.

5.5.22 `static bool CLOCK_IsPllLocked (CCM_ANALOG_Type * base, clock_pll_ctrl_t pllControl) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllControl</i>	PLL control name (see clock_pll_ctrl_t enumeration)

Returns

PLL lock status.

- true: The PLL clock is locked.
- false: The PLL clock is not locked.

5.5.23 `static void CLOCK_EnableAnalogClock (CCM_ANALOG_Type * base, clock_pll_clke_t pllClock) [inline], [static]`

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllClock</i>	PLL clock name (see <code>ccm_analog_pll_clock_t</code> enumeration)

5.5.24 **static void CLOCK_DisableAnalogClock (CCM_ANALOG_Type * *base*, clock_pll_clke_t *pllClock*) [inline], [static]**

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pllClock</i>	PLL clock name (see <code>ccm_analog_pll_clock_t</code> enumeration)

5.5.25 **static void CLOCK_OverrideAnalogClke (CCM_ANALOG_Type * *base*, clock_pll_clke_t *ovClock*, bool *override*) [inline], [static]**

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>ovClock</i>	PLL clock name (see clock_pll_clke_t enumeration)
<i>override</i>	Override the PLL. <ul style="list-style-type: none"> • true: Override the PLL clke, CCM will handle it. • false: Do not override the PLL clke.

5.5.26 **static void CLOCK_OverridePIIPd (CCM_ANALOG_Type * *base*, clock_pll_ctrl_t *pdClock*, bool *override*) [inline], [static]**

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>pdClock</i>	PLL clock name (see clock_pll_ctrl_t enumeration)

Function Documentation

<i>override</i>	Override the PLL. <ul style="list-style-type: none">• true: Override the PLL clke, CCM will handle it.• false: Do not override the PLL clke.
-----------------	---

5.5.27 void CLOCK_InitArmPll (const ccm_analog_frac_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the Arm PLL has been enabled and used by some IPs.

5.5.28 void CLOCK_InitSysPll1 (const ccm_analog_sscg_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

5.5.29 void CLOCK_InitSysPll2 (const ccm_analog_sscg_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

5.5.30 void CLOCK_InitSysPll3 (const ccm_analog_sscg_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

5.5.31 void CLOCK_InitDramPll (const ccm_analog_sscg_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the DDR PLL has been enabled and used by some IPs.

5.5.32 void CLOCK_InitAudioPll1 (const ccm_analog_frac_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

5.5.33 void CLOCK_InitAudioPll2 (const ccm_analog_frac_pll_config_t * *config*)

Function Documentation

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

5.5.34 void CLOCK_InitVideoPII1 (const ccm_analog_frac_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumeration).
---------------	---

5.5.35 void CLOCK_InitVideoPII2 (const ccm_analog_sscg_pll_config_t * *config*)

Parameters

<i>config</i>	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumeration).
---------------	---

Note

This function can't detect whether the VIDEO PLL has been enabled and used by some IPs.

5.5.36 void CLOCK_InitSSCGPII (CCM_ANALOG_Type * *base*, const ccm_analog_sscg_pll_config_t * *config*, clock_pll_ctrl_t *type*)

Parameters

<i>base</i>	CCM ANALOG base address
-------------	-------------------------

<i>config</i>	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumeration).
<i>type</i>	sscgc pll type

5.5.37 uint32_t CLOCK_GetSSCGPIIFreq (CCM_ANALOG_Type * *base*, clock_pll_ctrl_t *type*, uint32_t *refClkFreq*, bool *pll1Bypass*)

Parameters

<i>base</i>	CCM ANALOG base address.
<i>type</i>	sscgc pll type
<i>pll1Bypass</i>	pll1 bypass flag

Returns

Clock frequency

5.5.38 void CLOCK_InitFracPII (CCM_ANALOG_Type * *base*, const ccm_analog_frac_pll_config_t * *config*, clock_pll_ctrl_t *type*)

Parameters

<i>base</i>	CCM ANALOG base address.
<i>config</i>	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumeration).
<i>type</i>	fractional pll type.

5.5.39 uint32_t CLOCK_GetFracPIIFreq (CCM_ANALOG_Type * *base*, clock_pll_ctrl_t *type*, uint32_t *refClkFreq*)

Parameters

<i>base</i>	CCM_ANALOG base pointer.
<i>type</i>	fractional pll type.
<i>fractional</i>	pll reference clock frequency

Function Documentation

Returns

Clock frequency

5.5.40 uint32_t CLOCK_GetPllFreq (clock_pll_ctrl_t *pll*)

Parameters

<i>type</i>	fractional pll type.
-------------	----------------------

Returns

Clock frequency

5.5.41 uint32_t CLOCK_GetPllRefClkFreq (clock_pll_ctrl_t *ctrl*)

Parameters

<i>type</i>	fractional pll type.
-------------	----------------------

Returns

Clock frequency

5.5.42 uint32_t CLOCK_GetFreq (clock_name_t *clockName*)

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock_name_t.

Parameters

<i>clockName</i>	Clock names defined in clock_name_t
------------------	-------------------------------------

Returns

Clock frequency value in hertz

5.5.43 uint32_t CLOCK_GetCoreM4Freq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

5.5.44 uint32_t CLOCK_GetAxiFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

5.5.45 uint32_t CLOCK_GetAhbFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.



Chapter 6

ECSPI: Serial Peripheral Interface Driver

6.1 Overview

Modules

- [ECSPI Driver](#)
- [ECSPI FreeRTOS Driver](#)

6.2 ECSPI Driver

6.2.1 Overview

ECSPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for ECSPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. ECSPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `spi_handle_t` as the first parameter. Initialize the handle by calling the `SPI_MasterTransferCreateHandle()` or `SPI_SlaveTransferCreateHandle()` API.

Transactional APIs support asynchronous transfer. This means that the functions `SPI_MasterTransferNonBlocking()` and `SPI_SlaveTransferNonBlocking()` set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_SPI_Idle` status.

6.2.2 Typical use case

6.2.2.1 SPI master transfer using polling method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/ecspi`

6.2.2.2 SPI master transfer using an interrupt method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/ecspi`

Data Structures

- struct `ecspi_channel_config_t`
ECSPI user channel configure structure. [More...](#)
- struct `ecspi_master_config_t`
ECSPI master configure structure. [More...](#)
- struct `ecspi_slave_config_t`
ECSPI slave configure structure. [More...](#)
- struct `ecspi_transfer_t`
ECSPI transfer structure. [More...](#)
- struct `ecspi_master_handle_t`
ECSPI master handle structure. [More...](#)

Macros

- #define [ECSPI_DUMMYDATA](#) (0xFFFFFFFFFU)
ECSPI dummy transfer data, the data is sent while txBuff is NULL.

Typedefs

- typedef [ecspi_master_handle_t](#) [ecspi_slave_handle_t](#)
Slave handle is the same with master handle.
- typedef void(* [ecspi_master_callback_t](#))(ECSPI_Type *base, [ecspi_master_handle_t](#) *handle, [status_t](#) status, void *userData)
ECSPI master callback for finished transmit.
- typedef void(* [ecspi_slave_callback_t](#))(ECSPI_Type *base, [ecspi_slave_handle_t](#) *handle, [status_t](#) status, void *userData)
ECSPI slave callback for finished transmit.

Enumerations

- enum [_ecspi_status](#) {
 [kStatus_ECSPI_Busy](#) = MAKE_STATUS(kStatusGroup_ECSPI, 0),
 [kStatus_ECSPI_Idle](#) = MAKE_STATUS(kStatusGroup_ECSPI, 1),
 [kStatus_ECSPI_Error](#) = MAKE_STATUS(kStatusGroup_ECSPI, 2),
 [kStatus_ECSPI_HardwareOverFlow](#) = MAKE_STATUS(kStatusGroup_ECSPI, 3) }
Return status for the ECSPI driver.
- enum [ecspi_clock_polarity_t](#) {
 [kECSPI_PolarityActiveHigh](#) = 0x0U,
 [kECSPI_PolarityActiveLow](#) }
ECSPI clock polarity configuration.
- enum [ecspi_clock_phase_t](#) {
 [kECSPI_ClockPhaseFirstEdge](#),
 [kECSPI_ClockPhaseSecondEdge](#) }
ECSPI clock phase configuration.
- enum [_ecspi_interrupt_enable](#) {
 [kECSPI_TxFifoEmptyInterruptEnable](#) = ECSPI_INTREG_TEEN_MASK,
 [kECSPI_TxFifoDataRequestInterruptEnable](#) = ECSPI_INTREG_TDREN_MASK,
 [kECSPI_TxFifoFullInterruptEnable](#) = ECSPI_INTREG_TFEN_MASK,
 [kECSPI_RxFifoReadyInterruptEnable](#) = ECSPI_INTREG_RREN_MASK,
 [kECSPI_RxFifoDataRequestInterruptEnable](#) = ECSPI_INTREG_RDREN_MASK,
 [kECSPI_RxFifoFullInterruptEnable](#) = ECSPI_INTREG_RFEN_MASK,
 [kECSPI_RxFifoOverFlowInterruptEnable](#) = ECSPI_INTREG_ROEN_MASK,
 [kECSPI_TransferCompleteInterruptEnable](#) = ECSPI_INTREG_TCEN_MASK,
 [kECSPI_AllInterruptEnable](#) }
ECSPI interrupt sources.
- enum [_ecspi_flags](#) {

```

kECSPI_TxfifoEmptyFlag = ECSPI_STATREG_TE_MASK,
kECSPI_TxFifoDataRequestFlag = ECSPI_STATREG_TDR_MASK,
kECSPI_TxFifoFullFlag = ECSPI_STATREG_TF_MASK,
kECSPI_RxFifoReadyFlag = ECSPI_STATREG_RR_MASK,
kECSPI_RxFifoDataRequestFlag = ECSPI_STATREG_RDR_MASK,
kECSPI_RxFifoFullFlag = ECSPI_STATREG_RF_MASK,
kECSPI_RxFifoOverflowFlag = ECSPI_STATREG_RO_MASK,
kECSPI_TransferCompleteFlag = ECSPI_STATREG_TC_MASK }

```

ECSPI status flags.

- enum `_ecspi_dma_enable_t` {
`kECSPI_TxDmaEnable` = ECSPI_DMAREG_TEDEN_MASK,
`kECSPI_RxDmaEnable` = ECSPI_DMAREG_RXDEN_MASK,
`kECSPI_DmaAllEnable` = (ECSPI_DMAREG_TEDEN_MASK | ECSPI_DMAREG_RXDEN_MASK) }

ECSPI DMA enable.

- enum `ecspi_Data_ready_t` {
`kECSPI_DataReadyIgnore` = 0x0U,
`kECSPI_DataReadyFallingEdge`,
`kECSPI_DataReadyLowLevel` }

ECSPI SPI_RDY signal configuration.

- enum `ecspi_channel_source_t` {
`kECSPI_Channel0` = 0x0U,
`kECSPI_Channel1`,
`kECSPI_Channel2`,
`kECSPI_Channel3` }

ECSPI channel select source.

- enum `ecspi_master_slave_mode_t` {
`kECSPI_Slave` = 0U,
`kECSPI_Master` }

ECSPI master or slave mode configuration.

- enum `ecspi_data_line_inactive_state_t` {
`kECSPI_DataLineInactiveStateHigh` = 0x0U,
`kECSPI_DataLineInactiveStateLow` }

ECSPI data line inactive state configuration.

- enum `ecspi_clock_inactive_state_t` {
`kECSPI_ClockInactiveStateLow` = 0x0U,
`kECSPI_ClockInactiveStateHigh` }

ECSPI clock inactive state configuration.

- enum `ecspi_chip_select_active_state_t` {
`kECSPI_ChipSelectActiveStateLow` = 0x0U,
`kECSPI_ChipSelectActiveStateHigh` }

ECSPI active state configuration.

- enum `ecspi_wave_form_t` {
`kECSPI_WaveFormSingle` = 0x0U,
`kECSPI_WaveFormMultiple` }

ECSPI wave form configuration.

- enum `ecspi_sample_period_clock_source_t` {


```
kECSPI_spiClock = 0x0U,  
kECSPI_lowFreqClock }  
ECSPI sample period clock configuration.
```

Driver version

- #define **FSL_ECSPI_DRIVER_VERSION** (MAKE_VERSION(2, 0, 0))
ECSPI driver version 2.0.0.

Initialization and deinitialization

- void **ECSPI_MasterGetDefaultConfig** (ecspi_master_config_t *config)
Sets the ECSPI configuration structure to default values.
- void **ECSPI_MasterInit** (ECSPI_Type *base, const ecspi_master_config_t *config, uint32_t srcClock_Hz)
Initializes the ECSPI with configuration.
- void **ECSPI_SlaveGetDefaultConfig** (ecspi_slave_config_t *config)
Sets the ECSPI configuration structure to default values.
- void **ECSPI_SlaveInit** (ECSPI_Type *base, const ecspi_slave_config_t *config)
Initializes the ECSPI with configuration.
- void **ECSPI_Deinit** (ECSPI_Type *base)
De-initializes the ECSPI.
- static void **ECSPI_Enable** (ECSPI_Type *base, bool enable)
Enables or disables the ECSPI.

Status

- static uint32_t **ECSPI_GetStatusFlags** (ECSPI_Type *base)
Gets the status flag.
- static void **ECSPI_ClearStatusFlags** (ECSPI_Type *base, uint32_t mask)
Clear the status flag.

Interrupts

- static void **ECSPI_EnableInterrupts** (ECSPI_Type *base, uint32_t mask)
Enables the interrupt for the ECSPI.
- static void **ECSPI_DisableInterrupts** (ECSPI_Type *base, uint32_t mask)
Disables the interrupt for the ECSPI.

Software Reset

- static void **ECSPI_SoftwareReset** (ECSPI_Type *base)
Software reset.

ECSPI Driver

Channel mode check

- static bool [ECSPI_IsMaster](#) (ECSPI_Type *base, [ecspi_channel_source_t](#) channel)
Mode check.

DMA Control

- static void [ECSPI_EnableDMA](#) (ECSPI_Type *base, uint32_t mask, bool enable)
Enables the DMA source for ECSPI.

FIFO Operation

- static uint8_t [ECSPI_GetTxFifoCount](#) (ECSPI_Type *base)
Get the Tx FIFO data count.
- static uint8_t [ECSPI_GetRxFifoCount](#) (ECSPI_Type *base)
Get the Rx FIFO data count.

Bus Operations

- static void [ECSPI_SetChannelSelect](#) (ECSPI_Type *base, [ecspi_channel_source_t](#) channel)
Set channel select for transfer.
- void [ECSPI_SetChannelConfig](#) (ECSPI_Type *base, [ecspi_channel_source_t](#) channel, const [ecspi_channel_config_t](#) *config)
Set channel select configuration for transfer.
- void [ECSPI_SetBaudRate](#) (ECSPI_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)
Sets the baud rate for ECSPI transfer.
- void [ECSPI_WriteBlocking](#) (ECSPI_Type *base, uint32_t *buffer, size_t size)
Sends a buffer of data bytes using a blocking method.
- static void [ECSPI_WriteData](#) (ECSPI_Type *base, uint32_t data)
Writes a data into the ECSPI data register.
- static uint32_t [ECSPI_ReadData](#) (ECSPI_Type *base)
Gets a data from the ECSPI data register.

Transactional

- void [ECSPI_MasterTransferCreateHandle](#) (ECSPI_Type *base, [ecspi_master_handle_t](#) *handle, [ecspi_master_callback_t](#) callback, void *userData)
Initializes the ECSPI master handle.
- status_t [ECSPI_MasterTransferBlocking](#) (ECSPI_Type *base, [ecspi_transfer_t](#) *xfer)
Transfers a block of data using a polling method.
- status_t [ECSPI_MasterTransferNonBlocking](#) (ECSPI_Type *base, [ecspi_master_handle_t](#) *handle, [ecspi_transfer_t](#) *xfer)
Performs a non-blocking ECSPI interrupt transfer.
- status_t [ECSPI_MasterTransferGetCount](#) (ECSPI_Type *base, [ecspi_master_handle_t](#) *handle, size_t *count)

- *Gets the bytes of the ECSPI interrupt transferred.*
- void [ECSPI_MasterTransferAbort](#) (ECSPI_Type *base, [ecspi_master_handle_t](#) *handle)
Aborts an ECSPI transfer using interrupt.
- void [ECSPI_MasterTransferHandleIRQ](#) (ECSPI_Type *base, [ecspi_master_handle_t](#) *handle)
Interrupts the handler for the ECSPI.
- void [ECSPI_SlaveTransferCreateHandle](#) (ECSPI_Type *base, [ecspi_slave_handle_t](#) *handle, [ecspi_slave_callback_t](#) callback, void *userData)
Initializes the ECSPI slave handle.
- static status_t [ECSPI_SlaveTransferNonBlocking](#) (ECSPI_Type *base, [ecspi_slave_handle_t](#) *handle, [ecspi_transfer_t](#) *xfer)
Performs a non-blocking ECSPI slave interrupt transfer.
- static status_t [ECSPI_SlaveTransferGetCount](#) (ECSPI_Type *base, [ecspi_slave_handle_t](#) *handle, size_t *count)
Gets the bytes of the ECSPI interrupt transferred.
- static void [ECSPI_SlaveTransferAbort](#) (ECSPI_Type *base, [ecspi_slave_handle_t](#) *handle)
Aborts an ECSPI slave transfer using interrupt.
- void [ECSPI_SlaveTransferHandleIRQ](#) (ECSPI_Type *base, [ecspi_slave_handle_t](#) *handle)
Interrupts a handler for the ECSPI slave.

6.2.3 Data Structure Documentation

6.2.3.1 struct [ecspi_channel_config_t](#)

Data Fields

- [ecspi_master_slave_mode_t](#) channelMode
Channel mode.
- [ecspi_clock_inactive_state_t](#) clockInactiveState
Clock line (SCLK) inactive state.
- [ecspi_data_line_inactive_state_t](#) dataLineInactiveState
Data line (MOSI&MISO) inactive state.
- [ecspi_chip_select_active_state_t](#) chipSlectActiveState
Chip select(SS) line active state.
- [ecspi_wave_form_t](#) waveForm
Wave form.
- [ecspi_clock_polarity_t](#) polarity
Clock polarity.
- [ecspi_clock_phase_t](#) phase
Clock phase.

6.2.3.2 struct [ecspi_master_config_t](#)

Data Fields

- [ecspi_channel_source_t](#) channel
Channel number.
- [ecspi_channel_config_t](#) channelConfig
Channel configuration.

ECSPI Driver

- `ecspi_sample_period_clock_source_t` `samplePeriodClock`
Sample period clock source.
- `uint8_t` `burstLength`
Burst length.
- `uint8_t` `chipSelectDelay`
CS delay time.
- `uint16_t` `samplePeriod`
Sample period.
- `uint8_t` `txFifoThreshold`
TX Threshold.
- `uint8_t` `rxFifoThreshold`
RX Threshold.
- `uint32_t` `baudRate_Bps`
ECSPI baud rate for master mode.
- `bool` `enableLoopback`
Enable the ECSPI loopback test.

6.2.3.2.0.1 Field Documentation

6.2.3.2.0.1.1 `bool` `ecspi_master_config_t::enableLoopback`

6.2.3.3 `struct` `ecspi_slave_config_t`

Data Fields

- `uint8_t` `burstLength`
Burst length.
- `uint8_t` `txFifoThreshold`
TX Threshold.
- `uint8_t` `rxFifoThreshold`
RX Threshold.
- `ecspi_channel_config_t` `channelConfig`
Channel configuration.

6.2.3.4 `struct` `ecspi_transfer_t`

Data Fields

- `uint32_t *` `txData`
Send buffer.
- `uint32_t *` `rxData`
Receive buffer.
- `size_t` `dataSize`
Transfer bytes.
- `ecspi_channel_source_t` `channel`
ECSPI channel select.

6.2.3.5 struct _ecspi_master_handle

Data Fields

- [ecspi_channel_source_t channel](#)
Channel number.
- [uint32_t *volatile txData](#)
Transfer buffer.
- [uint32_t *volatile rxData](#)
Receive buffer.
- [volatile size_t txRemainingBytes](#)
Send data remaining in bytes.
- [volatile size_t rxRemainingBytes](#)
Receive data remaining in bytes.
- [volatile uint32_t state](#)
ECSPI internal state.
- [size_t transferSize](#)
Bytes to be transferred.
- [ecspi_master_callback_t callback](#)
ECSPI callback.
- [void * userData](#)
Callback parameter.

6.2.4 Macro Definition Documentation

6.2.4.1 **#define FSL_ECSPI_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))**

6.2.4.2 **#define ECSPI_DUMMYDATA (0xFFFFFFFFFU)**

6.2.5 Enumeration Type Documentation

6.2.5.1 enum _ecspi_status

Enumerator

kStatus_ECSPI_Busy ECSPI bus is busy.
kStatus_ECSPI_Idle ECSPI is idle.
kStatus_ECSPI_Error ECSPI error.
kStatus_ECSPI_HardwareOverflow ECSPI hardware overflow.

6.2.5.2 enum ecspi_clock_polarity_t

Enumerator

kECSPI_PolarityActiveHigh Active-high ECSPI polarity high (idles low).
kECSPI_PolarityActiveLow Active-low ECSPI polarity low (idles high).

ECSPI Driver

6.2.5.3 enum ecspi_clock_phase_t

Enumerator

kECSPI_ClockPhaseFirstEdge First edge on SPSCCK occurs at the middle of the first cycle of a data transfer.

kECSPI_ClockPhaseSecondEdge First edge on SPSCCK occurs at the start of the first cycle of a data transfer.

6.2.5.4 enum _ecspi_interrupt_enable

Enumerator

kECSPI_TxfifoEmptyInterruptEnable Transmit FIFO buffer empty interrupt.

kECSPI_TxFifoDataRequestInterruptEnable Transmit FIFO data request interrupt.

kECSPI_TxFifoFullInterruptEnable Transmit FIFO full interrupt.

kECSPI_RxFifoReadyInterruptEnable Receiver FIFO ready interrupt.

kECSPI_RxFifoDataRequestInterruptEnable Receiver FIFO data request interrupt.

kECSPI_RxFifoFullInterruptEnable Receiver FIFO full interrupt.

kECSPI_RxFifoOverflowInterruptEnable Receiver FIFO buffer overflow interrupt.

kECSPI_TransferCompleteInterruptEnable Transfer complete interrupt.

kECSPI_AllInterruptEnable All interrupt.

6.2.5.5 enum _ecspi_flags

Enumerator

kECSPI_TxfifoEmptyFlag Transmit FIFO buffer empty flag.

kECSPI_TxFifoDataRequestFlag Transmit FIFO data request flag.

kECSPI_TxFifoFullFlag Transmit FIFO full flag.

kECSPI_RxFifoReadyFlag Receiver FIFO ready flag.

kECSPI_RxFifoDataRequestFlag Receiver FIFO data request flag.

kECSPI_RxFifoFullFlag Receiver FIFO full flag.

kECSPI_RxFifoOverflowFlag Receiver FIFO buffer overflow flag.

kECSPI_TransferCompleteFlag Transfer complete flag.

6.2.5.6 enum _ecspi_dma_enable_t

Enumerator

kECSPI_TxDmaEnable Tx DMA request source.

kECSPI_RxDmaEnable Rx DMA request source.

kECSPI_DmaAllEnable All DMA request source.

6.2.5.7 enum ecspi_Data_ready_t

Enumerator

kECSPI_DataReadyIgnore SPI_RDY signal is ignored.

kECSPI_DataReadyFallingEdge SPI_RDY signal will be triggered by the falling edge.

kECSPI_DataReadyLowLevel SPI_RDY signal will be triggered by a low level.

6.2.5.8 enum ecspi_channel_source_t

Enumerator

kECSPI_Channel0 Channel 0 is selected.

kECSPI_Channel1 Channel 1 is selected.

kECSPI_Channel2 Channel 2 is selected.

kECSPI_Channel3 Channel 3 is selected.

6.2.5.9 enum ecspi_master_slave_mode_t

Enumerator

kECSPI_Slave ECSPI peripheral operates in slave mode.

kECSPI_Master ECSPI peripheral operates in master mode.

6.2.5.10 enum ecspi_data_line_inactive_state_t

Enumerator

kECSPI_DataLineInactiveStateHigh The data line inactive state stays high.

kECSPI_DataLineInactiveStateLow The data line inactive state stays low.

6.2.5.11 enum ecspi_clock_inactive_state_t

Enumerator

kECSPI_ClockInactiveStateLow The SCLK inactive state stays low.

kECSPI_ClockInactiveStateHigh The SCLK inactive state stays high.

6.2.5.12 enum ecspi_chip_select_active_state_t

Enumerator

kECSPI_ChipSelectActiveStateLow The SS signal line active stays low.

kECSPI_ChipSelectActiveStateHigh The SS signal line active stays high.

ECSPI Driver

6.2.5.13 enum ecspi_wave_form_t

Enumerator

- kECSPI_WaveFormSingle* The wave form for signal burst.
kECSPI_WaveFormMultiple The wave form for multiple burst.

6.2.5.14 enum ecspi_sample_period_clock_source_t

Enumerator

- kECSPI_spiClock* The sample period clock source is SCLK.
kECSPI_lowFreqClock The sample period clock source is low_frequency reference clock(32.768 kHz).

6.2.6 Function Documentation

6.2.6.1 void ECSPI_MasterGetDefaultConfig (ecspi_master_config_t * config)

The purpose of this API is to get the configuration structure initialized for use in [ECSPI_MasterInit\(\)](#). User may use the initialized structure unchanged in [ECSPI_MasterInit](#), or modify some fields of the structure before calling [ECSPI_MasterInit](#). After calling this API, the master is ready to transfer. Example:

```
ecspi_master_config_t config;  
ECSPI_MasterGetDefaultConfig(&config);
```

Parameters

<i>config</i>	pointer to config structure
---------------	-----------------------------

6.2.6.2 void ECSPI_MasterInit (ECSPI_Type * base, const ecspi_master_config_t * config, uint32_t srcClock_Hz)

The configuration structure can be filled by user from scratch, or be set with default values by [ECSPI_MasterGetDefaultConfig\(\)](#). After calling this API, the slave is ready to transfer. Example

```
ecspi_master_config_t config = {  
    .baudRate_Bps = 400000,  
    ...  
};  
ECSPI_MasterInit(ECSPI0, &config);
```


Parameters

<i>base</i>	ECSPI base pointer
<i>config</i>	pointer to master configuration structure
<i>srcClock_Hz</i>	Source clock frequency.

6.2.6.3 void ECSPI_SlaveGetDefaultConfig (ecspi_slave_config_t * *config*)

The purpose of this API is to get the configuration structure initialized for use in [ECSPI_SlaveInit\(\)](#). User may use the initialized structure unchanged in [ECSPI_SlaveInit\(\)](#), or modify some fields of the structure before calling [ECSPI_SlaveInit\(\)](#). After calling this API, the master is ready to transfer. Example:

```
ecspi_slaveconfig_t config;
ECSPI_SlaveGetDefaultConfig(&config);
```

Parameters

<i>config</i>	pointer to config structure
---------------	-----------------------------

6.2.6.4 void ECSPI_SlaveInit (ECSPI_Type * *base*, const ecspi_slave_config_t * *config*)

The configuration structure can be filled by user from scratch, or be set with default values by [ECSPI_SlaveGetDefaultConfig\(\)](#). After calling this API, the slave is ready to transfer. Example

```
ecspi_slaveconfig_t config = {
    .baudRate_Bps = 400000,
    ...
};
ECSPI_SlaveInit(ECSPI1, &config);
```

Parameters

<i>base</i>	ECSPI base pointer
<i>config</i>	pointer to master configuration structure

6.2.6.5 void ECSPI_Deinit (ECSPI_Type * *base*)

Calling this API resets the ECSPI module, gates the ECSPI clock. The ECSPI module can't work unless calling the ECSPI_MasterInit/ECSPI_SlaveInit to initialize module.

ECSPI Driver

Parameters

<i>base</i>	ECSPI base pointer
-------------	--------------------

6.2.6.6 static void ECSPI_Enable (ECSPI_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	ECSPI base pointer
<i>enable</i>	pass true to enable module, false to disable module

6.2.6.7 static uint32_t ECSPI_GetStatusFlags (ECSPI_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ECSPI base pointer
-------------	--------------------

Returns

ECSPI Status, use status flag to AND [_ecspi_flags](#) could get the related status.

6.2.6.8 static void ECSPI_ClearStatusFlags (ECSPI_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	ECSPI base pointer
<i>mask</i>	ECSPI Status, use status flag to AND _ecspi_flags could get the related status.

6.2.6.9 static void ECSPI_EnableInterrupts (ECSPI_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	ECSPI base pointer
<i>mask</i>	ECSPI interrupt source. The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kECSPI_TxfifoEmptyInterruptEnable • kECSPI_TxFifoDataRequestInterruptEnable • kECSPI_TxFifoFullInterruptEnable • kECSPI_RxFifoReadyInterruptEnable • kECSPI_RxFifoDataRequestInterruptEnable • kECSPI_RxFifoFullInterruptEnable • kECSPI_RxFifoOverflowInterruptEnable • kECSPI_TransferCompleteInterruptEnable • kECSPI_AllInterruptEnable

6.2.6.10 static void ECSPI_DisableInterrupts (ECSPI_Type * *base*, uint32_t *mask*)
[inline], [static]

Parameters

<i>base</i>	ECSPI base pointer
<i>mask</i>	ECSPI interrupt source. The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kECSPI_TxfifoEmptyInterruptEnable • kECSPI_TxFifoDataRequestInterruptEnable • kECSPI_TxFifoFullInterruptEnable • kECSPI_RxFifoReadyInterruptEnable • kECSPI_RxFifoDataRequestInterruptEnable • kECSPI_RxFifoFullInterruptEnable • kECSPI_RxFifoOverflowInterruptEnable • kECSPI_TransferCompleteInterruptEnable • kECSPI_AllInterruptEnable

6.2.6.11 static void ECSPI_SoftwareReset (ECSPI_Type * *base*) **[inline],**
[static]

ECSPI Driver

Parameters

<i>base</i>	ECSPI base pointer
-------------	--------------------

6.2.6.12 `static bool ECSPI_IsMaster (ECSPI_Type * base, ecspi_channel_source_t channel) [inline], [static]`

Parameters

<i>base</i>	ECSPI base pointer
<i>channel</i>	ECSPI channel source

Returns

mode of channel

6.2.6.13 `static void ECSPI_EnableDMA (ECSPI_Type * base, uint32_t mask, bool enable) [inline], [static]`

Parameters

<i>base</i>	ECSPI base pointer
<i>source</i>	ECSPI DMA source.
<i>enable</i>	True means enable DMA, false means disable DMA

6.2.6.14 `static uint8_t ECSPI_GetTxFifoCount (ECSPI_Type * base) [inline], [static]`

Parameters

<i>base</i>	ECSPI base pointer.
-------------	---------------------

Returns

the number of words in Tx FIFO buffer.

6.2.6.15 `static uint8_t ECSPI_GetRxFifoCount (ECSPI_Type * base) [inline], [static]`

Parameters

<i>base</i>	ECSPI base pointer.
-------------	---------------------

Returns

the number of words in Rx FIFO buffer.

**6.2.6.16 static void ECSPI_SetChannelSelect (ECSPI_Type * *base*,
ecspi_channel_source_t *channel*) [inline], [static]**

Parameters

<i>base</i>	ECSPI base pointer
<i>channel</i>	Channel source.

**6.2.6.17 void ECSPI_SetChannelConfig (ECSPI_Type * *base*, ecspi_channel_source_t
channel, const ecspi_channel_config_t * *config*)**

The purpose of this API is to set the channel will be use to transfer. User may use this API after instance has been initialized or before transfer start. The configuration structure #_ecspi_channel_config_ can be filled by user from scratch. After calling this API, user can select this channel as transfer channel.

Parameters

<i>base</i>	ECSPI base pointer
<i>channel</i>	Channel source.
<i>config</i>	Configuration struct of channel

**6.2.6.18 void ECSPI_SetBaudRate (ECSPI_Type * *base*, uint32_t *baudRate_Bps*,
uint32_t *srcClock_Hz*)**

This is only used in master.

Parameters

ECSPI Driver

<i>base</i>	ECSPI base pointer
<i>baudRate_Bps</i>	baud rate needed in Hz.
<i>srcClock_Hz</i>	ECSPI source clock frequency in Hz.

6.2.6.19 void ECSPI_WriteBlocking (ECSPI_Type * *base*, uint32_t * *buffer*, size_t *size*)

Note

This function blocks via polling until all bytes have been sent.

Parameters

<i>base</i>	ECSPI base pointer
<i>buffer</i>	The data bytes to send
<i>size</i>	The number of data bytes to send

6.2.6.20 static void ECSPI_WriteData (ECSPI_Type * *base*, uint32_t *data*) [inline], [static]

Parameters

<i>base</i>	ECSPI base pointer
<i>data</i>	Data needs to be write.

6.2.6.21 static uint32_t ECSPI_ReadData (ECSPI_Type * *base*) [inline], [static]

Parameters

<i>base</i>	ECSPI base pointer
-------------	--------------------

Returns

Data in the register.

**6.2.6.22 void ECSPI_MasterTransferCreateHandle (ECSPI_Type * *base*,
ecspi_master_handle_t * *handle*, ecspi_master_callback_t *callback*, void *
userData)**

This function initializes the ECSPI master handle which can be used for other ECSPI master transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

ECSPI Driver

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	ECSPI handle pointer.
<i>callback</i>	Callback function.
<i>userData</i>	User data.

6.2.6.23 **status_t** ECSPI_MasterTransferBlocking (**ECSPI_Type** * *base*, **ecspi_transfer_t** * *xfer*)

Parameters

<i>base</i>	SPI base pointer
<i>xfer</i>	pointer to spi_xfer_config_t structure

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.

6.2.6.24 **status_t** ECSPI_MasterTransferNonBlocking (**ECSPI_Type** * *base*, **ecspi_master_handle_t** * *handle*, **ecspi_transfer_t** * *xfer*)

Note

The API immediately returns after transfer initialization is finished.

If ECSPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	pointer to ecspi_master_handle_t structure which stores the transfer state
<i>xfer</i>	pointer to ecspi_transfer_t structure

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_ECSPi_Busy</i>	ECSPI is not idle, is running another transfer.

6.2.6.25 **status_t** ECSPI_MasterTransferGetCount (**ECSPI_Type** * *base*, **ecspi_master_handle_t** * *handle*, **size_t** * *count*)

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	Pointer to ECSPI transfer handle, this should be a static variable.
<i>count</i>	Transferred bytes of ECSPI master.

Return values

<i>kStatus_ECSPi_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

6.2.6.26 **void** ECSPI_MasterTransferAbort (**ECSPI_Type** * *base*, **ecspi_master_handle_t** * *handle*)

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	Pointer to ECSPI transfer handle, this should be a static variable.

6.2.6.27 **void** ECSPI_MasterTransferHandleIRQ (**ECSPI_Type** * *base*, **ecspi_master_handle_t** * *handle*)

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	pointer to ecspi_master_handle_t structure which stores the transfer state.

6.2.6.28 void ECSPI_SlaveTransferCreateHandle (ECSPI_Type * *base*,
ecspi_slave_handle_t * *handle*, ecspi_slave_callback_t *callback*, void * *userData*
)

This function initializes the ECSPI slave handle which can be used for other ECSPI slave transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	ECSPI handle pointer.
<i>callback</i>	Callback function.
<i>userData</i>	User data.

6.2.6.29 `static status_t ECSPI_SlaveTransferNonBlocking (ECSPI_Type * base,
ecspi_slave_handle_t * handle, ecspi_transfer_t * xfer) [inline], [static]`

Note

The API returns immediately after the transfer initialization is finished.

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	pointer to ecspi_master_handle_t structure which stores the transfer state
<i>xfer</i>	pointer to ecspi_transfer_t structure

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_ECSPI_Busy</i>	ECSPI is not idle, is running another transfer.

6.2.6.30 `static status_t ECSPI_SlaveTransferGetCount (ECSPI_Type * base,
ecspi_slave_handle_t * handle, size_t * count) [inline], [static]`

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	Pointer to ECSPI transfer handle, this should be a static variable.
<i>count</i>	Transferred bytes of ECSPI slave.

ECSPI Driver

Return values

<i>kStatus_ECSPI_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

6.2.6.31 `static void ECSPI_SlaveTransferAbort (ECSPI_Type * base,
ecspi_slave_handle_t * handle) [inline], [static]`

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	Pointer to ECSPI transfer handle, this should be a static variable.

6.2.6.32 `void ECSPI_SlaveTransferHandleIRQ (ECSPI_Type * base, ecspi_slave_handle_t
* handle)`

Parameters

<i>base</i>	ECSPI peripheral base address.
<i>handle</i>	pointer to ecspi_slave_handle_t structure which stores the transfer state

6.3 ECSPI FreeRTOS Driver

6.3.1 Overview

ECSPI RTOS Operation

- status_t [ECSPI_RTOS_Init](#) (ecspi_rtos_handle_t *handle, ECSPI_Type *base, const [ecspi_master_config_t](#) *masterConfig, uint32_t srcClock_Hz)
Initializes ECSPI.
- status_t [ECSPI_RTOS_Deinit](#) (ecspi_rtos_handle_t *handle)
Deinitializes the ECSPI.
- status_t [ECSPI_RTOS_Transfer](#) (ecspi_rtos_handle_t *handle, [ecspi_transfer_t](#) *transfer)
Performs ECSPI transfer.

6.3.2 Function Documentation

6.3.2.1 status_t [ECSPI_RTOS_Init](#) (ecspi_rtos_handle_t * *handle*, ECSPI_Type * *base*, const [ecspi_master_config_t](#) * *masterConfig*, uint32_t *srcClock_Hz*)

This function initializes the ECSPI module and related RTOS context.

Parameters

<i>handle</i>	The RTOS ECSPI handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the ECSPI instance to initialize.
<i>masterConfig</i>	Configuration structure to set-up ECSPI in master mode.
<i>srcClock_Hz</i>	Frequency of input clock of the ECSPI module.

Returns

status of the operation.

6.3.2.2 status_t [ECSPI_RTOS_Deinit](#) (ecspi_rtos_handle_t * *handle*)

This function deinitializes the ECSPI module and related RTOS context.

Parameters

ECSPI FreeRTOS Driver

<i>handle</i>	The RTOS ECSPI handle.
---------------	------------------------

6.3.2.3 **status_t** ECSPI_RTOS_Transfer (**ecspi_rtos_handle_t** * *handle*, **ecspi_transfer_t** * *transfer*)

This function performs an ECSPI transfer according to data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS ECSPI handle.
<i>transfer</i>	Structure specifying the transfer parameters.

Returns

status of the operation.

Chapter 7

GPT: General Purpose Timer

7.1 Overview

The MCUXpresso SDK provides a driver for the General Purpose Timer (GPT) of MCUXpresso SDK devices.

7.2 Function groups

The gpt driver supports the generation of PWM signals, input capture and setting up the timer match conditions.

7.2.1 Initialization and deinitialization

The function [GPT_Init\(\)](#) initializes the gpt with specified configurations. The function [GPT_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the restart/free-run mode and input selection when running.

The function [GPT_Deinit\(\)](#) stops the timer and turns off the module clock.

7.3 Typical use case

7.3.1 GPT interrupt example

Set up a channel to trigger a periodic interrupt after every 1 second. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpt`

Data Structures

- struct [gpt_config_t](#)
Structure to configure the running mode. [More...](#)

Enumerations

- enum [gpt_clock_source_t](#) {
 [kGPT_ClockSource_Off](#) = 0U,
 [kGPT_ClockSource_Periph](#) = 1U,
 [kGPT_ClockSource_HighFreq](#) = 2U,
 [kGPT_ClockSource_Ext](#) = 3U,
 [kGPT_ClockSource_LowFreq](#) = 4U,
 [kGPT_ClockSource_Osc](#) = 5U }
List of clock sources.

Typical use case

- enum `gpt_input_capture_channel_t` {
 `kGPT_InputCapture_Channel1` = 0U,
 `kGPT_InputCapture_Channel2` = 1U }
 List of input capture channel number.
- enum `gpt_input_operation_mode_t` {
 `kGPT_InputOperation_Disabled` = 0U,
 `kGPT_InputOperation_RiseEdge` = 1U,
 `kGPT_InputOperation_FallEdge` = 2U,
 `kGPT_InputOperation_BothEdge` = 3U }
 List of input capture operation mode.
- enum `gpt_output_compare_channel_t` {
 `kGPT_OutputCompare_Channel1` = 0U,
 `kGPT_OutputCompare_Channel2` = 1U,
 `kGPT_OutputCompare_Channel3` = 2U }
 List of output compare channel number.
- enum `gpt_output_operation_mode_t` {
 `kGPT_OutputOperation_Disconnected` = 0U,
 `kGPT_OutputOperation_Toggle` = 1U,
 `kGPT_OutputOperation_Clear` = 2U,
 `kGPT_OutputOperation_Set` = 3U,
 `kGPT_OutputOperation_Activelow` = 4U }
 List of output compare operation mode.
- enum `gpt_interrupt_enable_t` {
 `kGPT_OutputCompare1InterruptEnable` = GPT_IR_OF1IE_MASK,
 `kGPT_OutputCompare2InterruptEnable` = GPT_IR_OF2IE_MASK,
 `kGPT_OutputCompare3InterruptEnable` = GPT_IR_OF3IE_MASK,
 `kGPT_InputCapture1InterruptEnable` = GPT_IR_IF1IE_MASK,
 `kGPT_InputCapture2InterruptEnable` = GPT_IR_IF2IE_MASK,
 `kGPT_RollOverFlagInterruptEnable` = GPT_IR_ROVIE_MASK }
 List of GPT interrupts.
- enum `gpt_status_flag_t` {
 `kGPT_OutputCompare1Flag` = GPT_SR_OF1_MASK,
 `kGPT_OutputCompare2Flag` = GPT_SR_OF2_MASK,
 `kGPT_OutputCompare3Flag` = GPT_SR_OF3_MASK,
 `kGPT_InputCapture1Flag` = GPT_SR_IF1_MASK,
 `kGPT_InputCapture2Flag` = GPT_SR_IF2_MASK,
 `kGPT_RollOverFlag` = GPT_SR_ROV_MASK }
 Status flag.

Driver version

- #define `FSL_GPT_DRIVER_VERSION` (MAKE_VERSION(2, 0, 0))
 Version 2.0.0.

Initialization and deinitialization

- void `GPT_Init` (GPT_Type *base, const `gpt_config_t` *initConfig)

- *Initialize GPT to reset state and initialize running mode.*
- void [GPT_Deinit](#) (GPT_Type *base)
Disables the module and gates the GPT clock.
- void [GPT_GetDefaultConfig](#) (gpt_config_t *config)
Fills in the GPT configuration structure with default settings.

Software Reset

- static void [GPT_SoftwareReset](#) (GPT_Type *base)
Software reset of GPT module.

Clock source and frequency control

- static void [GPT_SetClockSource](#) (GPT_Type *base, gpt_clock_source_t source)
Set clock source of GPT.
- static gpt_clock_source_t [GPT_GetClockSource](#) (GPT_Type *base)
Get clock source of GPT.
- static void [GPT_SetClockDivider](#) (GPT_Type *base, uint32_t divider)
Set pre scaler of GPT.
- static uint32_t [GPT_GetClockDivider](#) (GPT_Type *base)
Get clock divider in GPT module.
- static void [GPT_SetOscClockDivider](#) (GPT_Type *base, uint32_t divider)
OSC 24M pre-scaler before selected by clock source.
- static uint32_t [GPT_GetOscClockDivider](#) (GPT_Type *base)
Get OSC 24M clock divider in GPT module.

Timer Start and Stop

- static void [GPT_StartTimer](#) (GPT_Type *base)
Start GPT timer.
- static void [GPT_StopTimer](#) (GPT_Type *base)
Stop GPT timer.

Read the timer period

- static uint32_t [GPT_GetCurrentTimerCount](#) (GPT_Type *base)
Reads the current GPT counting value.

GPT Input/Output Signal Control

- static void [GPT_SetInputOperationMode](#) (GPT_Type *base, gpt_input_capture_channel_t channel, gpt_input_operation_mode_t mode)
Set GPT operation mode of input capture channel.
- static gpt_input_operation_mode_t [GPT_GetInputOperationMode](#) (GPT_Type *base, gpt_input_capture_channel_t channel)
Get GPT operation mode of input capture channel.
- static uint32_t [GPT_GetInputCaptureValue](#) (GPT_Type *base, gpt_input_capture_channel_t channel)
Get GPT input capture value of certain channel.

Data Structure Documentation

- static void [GPT_SetOutputOperationMode](#) (GPT_Type *base, [gpt_output_compare_channel_t](#) channel, [gpt_output_operation_mode_t](#) mode)
Set GPT operation mode of output compare channel.
- static [gpt_output_operation_mode_t](#) [GPT_GetOutputOperationMode](#) (GPT_Type *base, [gpt_output_compare_channel_t](#) channel)
Get GPT operation mode of output compare channel.
- static void [GPT_SetOutputCompareValue](#) (GPT_Type *base, [gpt_output_compare_channel_t](#) channel, uint32_t value)
Set GPT output compare value of output compare channel.
- static uint32_t [GPT_GetOutputCompareValue](#) (GPT_Type *base, [gpt_output_compare_channel_t](#) channel)
Get GPT output compare value of output compare channel.
- static void [GPT_ForceOutput](#) (GPT_Type *base, [gpt_output_compare_channel_t](#) channel)
Force GPT output action on output compare channel, ignoring comparator.

GPT Interrupt and Status Interface

- static void [GPT_EnableInterrupts](#) (GPT_Type *base, uint32_t mask)
Enables the selected GPT interrupts.
- static void [GPT_DisableInterrupts](#) (GPT_Type *base, uint32_t mask)
Disables the selected GPT interrupts.
- static uint32_t [GPT_GetEnabledInterrupts](#) (GPT_Type *base)
Gets the enabled GPT interrupts.

Status Interface

- static uint32_t [GPT_GetStatusFlags](#) (GPT_Type *base, [gpt_status_flag_t](#) flags)
Get GPT status flags.
- static void [GPT_ClearStatusFlags](#) (GPT_Type *base, [gpt_status_flag_t](#) flags)
Clears the GPT status flags.

7.4 Data Structure Documentation

7.4.1 struct gpt_config_t

Data Fields

- [gpt_clock_source_t](#) clockSource
clock source for GPT module.
- uint32_t divider
clock divider (prescaler+1) from clock source to counter.
- bool enableFreeRun
true: FreeRun mode, false: Restart mode.
- bool enableRunInWait
GPT enabled in wait mode.
- bool enableRunInStop
GPT enabled in stop mode.
- bool enableRunInDoze
GPT enabled in doze mode.

- bool [enableRunInDbg](#)
GPT enabled in debug mode.
- bool [enableMode](#)
true: counter reset to 0 when enabled;
false: counter retain its value when enabled.

7.4.1.0.0.2 Field Documentation

7.4.1.0.0.2.1 `gpt_clock_source_t gpt_config_t::clockSource`

7.4.1.0.0.2.2 `uint32_t gpt_config_t::divider`

7.4.1.0.0.2.3 `bool gpt_config_t::enableFreeRun`

7.4.1.0.0.2.4 `bool gpt_config_t::enableRunInWait`

7.4.1.0.0.2.5 `bool gpt_config_t::enableRunInStop`

7.4.1.0.0.2.6 `bool gpt_config_t::enableRunInDoze`

7.4.1.0.0.2.7 `bool gpt_config_t::enableRunInDbg`

7.4.1.0.0.2.8 `bool gpt_config_t::enableMode`

7.5 Enumeration Type Documentation

7.5.1 `enum gpt_clock_source_t`

Note

Actual number of clock sources is SoC dependent

Enumerator

kGPT_ClockSource_Off GPT Clock Source Off.
kGPT_ClockSource_Periph GPT Clock Source from Peripheral Clock.
kGPT_ClockSource_HighFreq GPT Clock Source from High Frequency Reference Clock.
kGPT_ClockSource_Ext GPT Clock Source from external pin.
kGPT_ClockSource_LowFreq GPT Clock Source from Low Frequency Reference Clock.
kGPT_ClockSource_Osc GPT Clock Source from Crystal oscillator.

7.5.2 `enum gpt_input_capture_channel_t`

Enumerator

kGPT_InputCapture_Channel1 GPT Input Capture Channel1.
kGPT_InputCapture_Channel2 GPT Input Capture Channel2.

7.5.3 enum gpt_input_operation_mode_t

Enumerator

kGPT_InputOperation_Disabled Don't capture.
kGPT_InputOperation_RiseEdge Capture on rising edge of input pin.
kGPT_InputOperation_FallEdge Capture on falling edge of input pin.
kGPT_InputOperation_BothEdge Capture on both edges of input pin.

7.5.4 enum gpt_output_compare_channel_t

Enumerator

kGPT_OutputCompare_Channel1 Output Compare Channel1.
kGPT_OutputCompare_Channel2 Output Compare Channel2.
kGPT_OutputCompare_Channel3 Output Compare Channel3.

7.5.5 enum gpt_output_operation_mode_t

Enumerator

kGPT_OutputOperation_Disconnected Don't change output pin.
kGPT_OutputOperation_Toggle Toggle output pin.
kGPT_OutputOperation_Clear Set output pin low.
kGPT_OutputOperation_Set Set output pin high.
kGPT_OutputOperation_Activelow Generate a active low pulse on output pin.

7.5.6 enum gpt_interrupt_enable_t

Enumerator

kGPT_OutputCompare1InterruptEnable Output Compare Channel1 interrupt enable.
kGPT_OutputCompare2InterruptEnable Output Compare Channel2 interrupt enable.
kGPT_OutputCompare3InterruptEnable Output Compare Channel3 interrupt enable.
kGPT_InputCapture1InterruptEnable Input Capture Channel1 interrupt enable.
kGPT_InputCapture2InterruptEnable Input Capture Channel1 interrupt enable.
kGPT_RollOverFlagInterruptEnable Counter rolled over interrupt enable.

7.5.7 enum gpt_status_flag_t

Enumerator

kGPT_OutputCompare1Flag Output compare channel 1 event.
kGPT_OutputCompare2Flag Output compare channel 2 event.
kGPT_OutputCompare3Flag Output compare channel 3 event.
kGPT_InputCapture1Flag Input Capture channel 1 event.
kGPT_InputCapture2Flag Input Capture channel 2 event.
kGPT_RollOverFlag Counter reaches maximum value and rolled over to 0 event.

7.6 Function Documentation

7.6.1 void GPT_Init (GPT_Type * *base*, const gpt_config_t * *initConfig*)

Parameters

<i>base</i>	GPT peripheral base address.
<i>initConfig</i>	GPT mode setting configuration.

7.6.2 void GPT_Deinit (GPT_Type * *base*)

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

7.6.3 void GPT_GetDefaultConfig (gpt_config_t * *config*)

The default values are:

```

*  config->clockSource = kGPT_ClockSource_Periph;
*  config->divider = 1U;
*  config->enableRunInStop = true;
*  config->enableRunInWait = true;
*  config->enableRunInDoze = false;
*  config->enableRunInDbg = false;
*  config->enableFreeRun = true;
*  config->enableMode = true;
*

```

Function Documentation

Parameters

<i>config</i>	Pointer to the user configuration structure.
---------------	--

7.6.4 static void GPT_SoftwareReset (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

7.6.5 static void GPT_SetClockSource (GPT_Type * *base*, gpt_clock_source_t *source*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
<i>source</i>	Clock source (see gpt_clock_source_t typedef enumeration).

7.6.6 static gpt_clock_source_t GPT_GetClockSource (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

Returns

clock source (see [gpt_clock_source_t](#) typedef enumeration).

7.6.7 static void GPT_SetClockDivider (GPT_Type * *base*, uint32_t *divider*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
<i>divider</i>	Divider of GPT (1-4096).

7.6.8 static uint32_t GPT_GetClockDivider (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

Returns

clock divider in GPT module (1-4096).

7.6.9 static void GPT_SetOscClockDivider (GPT_Type * *base*, uint32_t *divider*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
<i>divider</i>	OSC Divider(1-16).

7.6.10 static uint32_t GPT_GetOscClockDivider (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

Returns

OSC clock divider in GPT module (1-16).

7.6.11 static void GPT_StartTimer (GPT_Type * *base*) [inline], [static]

Function Documentation

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

7.6.12 static void GPT_StopTimer (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

7.6.13 static uint32_t GPT_GetCurrentTimerCount (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
-------------	------------------------------

Returns

Current GPT counter value.

7.6.14 static void GPT_SetInputOperationMode (GPT_Type * *base*, gpt_input_capture_channel_t *channel*, gpt_input_operation_mode_t *mode*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).
<i>mode</i>	GPT input capture operation mode (see gpt_input_operation_mode_t typedef enumeration).

7.6.15 static gpt_input_operation_mode_t GPT_GetInputOperationMode (GPT_Type * *base*, gpt_input_capture_channel_t *channel*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

Returns

GPT input capture operation mode (see [gpt_input_operation_mode_t](#) typedef enumeration).

7.6.16 **static uint32_t GPT_GetInputCaptureValue (GPT_Type * *base*, gpt_input_capture_channel_t *channel*) [inline], [static]**

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

Returns

GPT input capture value.

7.6.17 **static void GPT_SetOutputOperationMode (GPT_Type * *base*, gpt_output_compare_channel_t *channel*, gpt_output_operation_mode_t *mode*) [inline], [static]**

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).
<i>mode</i>	GPT output operation mode (see gpt_output_operation_mode_t typedef enumeration).

7.6.18 **static gpt_output_operation_mode_t GPT_GetOutputOperationMode (GPT_Type * *base*, gpt_output_compare_channel_t *channel*) [inline], [static]**

Function Documentation

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

Returns

GPT output operation mode (see [gpt_output_operation_mode_t](#) typedef enumeration).

**7.6.19 static void GPT_SetOutputCompareValue (GPT_Type * *base*,
gpt_output_compare_channel_t *channel*, uint32_t *value*) [inline],
[static]**

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).
<i>value</i>	GPT output compare value.

**7.6.20 static uint32_t GPT_GetOutputCompareValue (GPT_Type * *base*,
gpt_output_compare_channel_t *channel*) [inline], [static]**

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

Returns

GPT output compare value.

**7.6.21 static void GPT_ForceOutput (GPT_Type * *base*, gpt_output_compare_-
channel_t *channel*) [inline], [static]**

Parameters

<i>base</i>	GPT peripheral base address.
<i>channel</i>	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

7.6.22 static void GPT_EnableInterrupts (GPT_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration gpt_interrupt_enable_t

7.6.23 static void GPT_DisableInterrupts (GPT_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address
<i>mask</i>	The interrupts to disable. This is a logical OR of members of the enumeration gpt_interrupt_enable_t

7.6.24 static uint32_t GPT_GetEnabledInterrupts (GPT_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address
-------------	-----------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [gpt_interrupt_enable_t](#)

7.6.25 `static uint32_t GPT_GetStatusFlags (GPT_Type * base, gpt_status_flag_t flags)` `[inline]`, `[static]`

Parameters

<i>base</i>	GPT peripheral base address.
<i>flags</i>	GPT status flag mask (see gpt_status_flag_t for bit definition).

Returns

GPT status, each bit represents one status flag.

7.6.26 static void GPT_ClearStatusFlags (GPT_Type * *base*, gpt_status_flag_t *flags*) [inline], [static]

Parameters

<i>base</i>	GPT peripheral base address.
<i>flags</i>	GPT status flag mask (see gpt_status_flag_t for bit definition).



Chapter 8

GPIO: General-Purpose Input/Output Driver

8.1 Overview

Modules

- [GPIO Driver](#)

8.2 GPIO Driver

8.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

8.2.2 Typical use case

8.2.2.1 Input Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpio`

Data Structures

- struct [gpio_pin_config_t](#)
GPIO Init structure definition. [More...](#)

Enumerations

- enum [gpio_pin_direction_t](#) {
 [kGPIO_DigitalInput](#) = 0U,
 [kGPIO_DigitalOutput](#) = 1U }
GPIO direction definition.
- enum [gpio_interrupt_mode_t](#) {
 [kGPIO_NoIntmode](#) = 0U,
 [kGPIO_IntLowLevel](#) = 1U,
 [kGPIO_IntHighLevel](#) = 2U,
 [kGPIO_IntRisingEdge](#) = 3U,
 [kGPIO_IntFallingEdge](#) = 4U,
 [kGPIO_IntRisingOrFallingEdge](#) = 5U }
GPIO interrupt mode definition.

Driver version

- #define [FSL_GPIO_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 1))
GPIO driver version 2.0.1.

GPIO Initialization and Configuration functions

- void [GPIO_PinInit](#) (GPIO_Type *base, uint32_t pin, const [gpio_pin_config_t](#) *Config)
Initializes the GPIO peripheral according to the specified parameters in the initConfig.

GPIO Reads and Write Functions

- void [GPIO_PinWrite](#) (GPIO_Type *base, uint32_t pin, uint8_t output)
Sets the output level of the individual GPIO pin to logic 1 or 0.
- static void [GPIO_WritePinOutput](#) (GPIO_Type *base, uint32_t pin, uint8_t output)
Sets the output level of the individual GPIO pin to logic 1 or 0.
- static void [GPIO_PortSet](#) (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 1.
- static void [GPIO_SetPinsOutput](#) (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 1.
- static void [GPIO_PortClear](#) (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 0.
- static void [GPIO_ClearPinsOutput](#) (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 0.
- static uint32_t [GPIO_PinRead](#) (GPIO_Type *base, uint32_t pin)
Reads the current input value of the GPIO port.
- static uint32_t [GPIO_ReadPinInput](#) (GPIO_Type *base, uint32_t pin)
Reads the current input value of the GPIO port.

GPIO Reads Pad Status Functions

- static uint8_t [GPIO_PinReadPadStatus](#) (GPIO_Type *base, uint32_t pin)
Reads the current GPIO pin pad status.
- static uint8_t [GPIO_ReadPadStatus](#) (GPIO_Type *base, uint32_t pin)
Reads the current GPIO pin pad status.

Interrupts and flags management functions

- void [GPIO_PinSetInterruptConfig](#) (GPIO_Type *base, uint32_t pin, [gpio_interrupt_mode_t](#) pinInterruptMode)
Sets the current pin interrupt mode.
- static void [GPIO_SetPinInterruptConfig](#) (GPIO_Type *base, uint32_t pin, [gpio_interrupt_mode_t](#) pinInterruptMode)
Sets the current pin interrupt mode.
- static void [GPIO_PortEnableInterrupts](#) (GPIO_Type *base, uint32_t mask)
Enables the specific pin interrupt.
- static void [GPIO_EnableInterrupts](#) (GPIO_Type *base, uint32_t mask)
Enables the specific pin interrupt.
- static void [GPIO_PortDisableInterrupts](#) (GPIO_Type *base, uint32_t mask)
Disables the specific pin interrupt.
- static void [GPIO_DisableInterrupts](#) (GPIO_Type *base, uint32_t mask)
Disables the specific pin interrupt.
- static uint32_t [GPIO_PortGetInterruptFlags](#) (GPIO_Type *base)
Reads individual pin interrupt status.
- static uint32_t [GPIO_GetPinsInterruptFlags](#) (GPIO_Type *base)
Reads individual pin interrupt status.
- static void [GPIO_PortClearInterruptFlags](#) (GPIO_Type *base, uint32_t mask)
Clears pin interrupt flag.

GPIO Driver

- static void [GPIO_ClearPinsInterruptFlags](#) (GPIO_Type *base, uint32_t mask)
Clears pin interrupt flag.

8.2.3 Data Structure Documentation

8.2.3.1 struct gpio_pin_config_t

Data Fields

- [gpio_pin_direction_t direction](#)
Specifies the pin direction.
- uint8_t [outputLogic](#)
Set a default output logic, which has no use in input.
- [gpio_interrupt_mode_t interruptMode](#)
Specifies the pin interrupt mode, a value of [gpio_interrupt_mode_t](#).

8.2.3.1.0.3 Field Documentation

8.2.3.1.0.3.1 gpio_pin_direction_t gpio_pin_config_t::direction

8.2.3.1.0.3.2 gpio_interrupt_mode_t gpio_pin_config_t::interruptMode

8.2.4 Macro Definition Documentation

8.2.4.1 #define FSL_GPIO_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))

8.2.5 Enumeration Type Documentation

8.2.5.1 enum gpio_pin_direction_t

Enumerator

kGPIO_DigitalInput Set current pin as digital input.
kGPIO_DigitalOutput Set current pin as digital output.

8.2.5.2 enum gpio_interrupt_mode_t

Enumerator

kGPIO_NoIntmode Set current pin general IO functionality.
kGPIO_IntLowLevel Set current pin interrupt is low-level sensitive.
kGPIO_IntHighLevel Set current pin interrupt is high-level sensitive.
kGPIO_IntRisingEdge Set current pin interrupt is rising-edge sensitive.
kGPIO_IntFallingEdge Set current pin interrupt is falling-edge sensitive.
kGPIO_IntRisingOrFallingEdge Enable the edge select bit to override the ICR register's configuration.

8.2.6 Function Documentation

8.2.6.1 void GPIO_PinInit (GPIO_Type * *base*, uint32_t *pin*, const gpio_pin_config_t * *Config*)

GPIO Driver

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	Specifies the pin number
<i>initConfig</i>	pointer to a gpio_pin_config_t structure that contains the configuration information.

8.2.6.2 void GPIO_PinWrite (GPIO_Type * *base*, uint32_t *pin*, uint8_t *output*)

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.
<i>output</i>	GPIOpin output logic level. <ul style="list-style-type: none">• 0: corresponding pin output low-logic level.• 1: corresponding pin output high-logic level.

8.2.6.3 static void GPIO_WritePinOutput (GPIO_Type * *base*, uint32_t *pin*, uint8_t *output*) [inline], [static]

8.2.6.4 static void GPIO_PortSet (GPIO_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
<i>mask</i>	GPIO pin number macro

8.2.6.5 static void GPIO_SetPinsOutput (GPIO_Type * *base*, uint32_t *mask*) [inline], [static]

8.2.6.6 static void GPIO_PortClear (GPIO_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
<i>mask</i>	GPIO pin number macro

8.2.6.7 `static void GPIO_ClearPinsOutput (GPIO_Type * base, uint32_t mask)`
`[inline], [static]`

8.2.6.8 `static uint32_t GPIO_PinRead (GPIO_Type * base, uint32_t pin)` `[inline],`
`[static]`

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

Return values

<i>GPIO</i>	port input value.
-------------	-------------------

8.2.6.9 `static uint32_t GPIO_ReadPinInput (GPIO_Type * base, uint32_t pin)`
`[inline], [static]`

8.2.6.10 `static uint8_t GPIO_PinReadPadStatus (GPIO_Type * base, uint32_t pin)`
`[inline], [static]`

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

Return values

<i>GPIO</i>	pin pad status value.
-------------	-----------------------

GPIO Driver

8.2.6.11 **static uint8_t GPIO_ReadPadStatus (GPIO_Type * *base*, uint32_t *pin*)**
[inline], [static]

8.2.6.12 **void GPIO_PinSetInterruptConfig (GPIO_Type * *base*, uint32_t *pin*,
gpio_interrupt_mode_t *pinInterruptMode*)**

Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.
<i>pininterrupt-Mode</i>	pointer to a gpio_interrupt_mode_t structure that contains the interrupt mode information.

8.2.6.13 `static void GPIO_SetPinInterruptConfig (GPIO_Type * base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode) [inline], [static]`

8.2.6.14 `static void GPIO_PortEnableInterrupts (GPIO_Type * base, uint32_t mask) [inline], [static]`

Parameters

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

8.2.6.15 `static void GPIO_EnableInterrupts (GPIO_Type * base, uint32_t mask) [inline], [static]`

Parameters

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

8.2.6.16 `static void GPIO_PortDisableInterrupts (GPIO_Type * base, uint32_t mask) [inline], [static]`

Parameters

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

GPIO Driver

8.2.6.17 `static void GPIO_DisableInterrupts (GPIO_Type * base, uint32_t mask)`
`[inline], [static]`

8.2.6.18 `static uint32_t GPIO_PortGetInterruptFlags (GPIO_Type * base)` `[inline],`
`[static]`

Parameters

<i>base</i>	GPIO base pointer.
-------------	--------------------

Return values

<i>current</i>	pin interrupt status flag.
----------------	----------------------------

8.2.6.19 static uint32_t GPIO_GetPinsInterruptFlags (GPIO_Type * *base*) [inline], [static]

Parameters

<i>base</i>	GPIO base pointer.
-------------	--------------------

Return values

<i>current</i>	pin interrupt status flag.
----------------	----------------------------

8.2.6.20 static void GPIO_PortClearInterruptFlags (GPIO_Type * *base*, uint32_t *mask*) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

8.2.6.21 static void GPIO_ClearPinsInterruptFlags (GPIO_Type * *base*, uint32_t *mask*) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

GPIO Driver

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.



Chapter 9

I2C: Inter-Integrated Circuit Driver

9.1 Overview

Modules

- [I2C Driver](#)
- [I2C FreeRTOS Driver](#)

I2C Driver

9.2 I2C Driver

9.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MCUXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs target the low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires knowing the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs target the high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions [I2C_MasterTransferNonBlocking\(\)](#) set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

9.2.2 Typical use case

9.2.2.1 Master Operation in functional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

9.2.2.2 Master Operation in interrupt transactional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

9.2.2.3 Slave Operation in functional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

9.2.2.4 Slave Operation in interrupt transactional method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/i2c`

Data Structures

- struct [i2c_master_config_t](#)

- *I2C master user configuration. [More...](#)*
- struct [i2c_master_transfer_t](#)
I2C master transfer structure. [More...](#)
- struct [i2c_master_handle_t](#)
I2C master handle structure. [More...](#)
- struct [i2c_slave_config_t](#)
I2C slave user configuration. [More...](#)
- struct [i2c_slave_transfer_t](#)
I2C slave transfer structure. [More...](#)
- struct [i2c_slave_handle_t](#)
I2C slave handle structure. [More...](#)

Macros

- #define [I2C_WAIT_TIMEOUT](#) 0U /* Define to zero means keep waiting until the flag is asserted/deassert. */
Timeout times for waiting flag.

Typedefs

- typedef void(* [i2c_master_transfer_callback_t](#))(I2C_Type *base, i2c_master_handle_t *handle, status_t status, void *userData)
I2C master transfer callback typedef.
- typedef void(* [i2c_slave_transfer_callback_t](#))(I2C_Type *base, [i2c_slave_transfer_t](#) *xfer, void *userData)
I2C slave transfer callback typedef.

Enumerations

- enum [_i2c_status](#) {
[kStatus_I2C_Busy](#) = MAKE_STATUS(kStatusGroup_I2C, 0),
[kStatus_I2C_Idle](#) = MAKE_STATUS(kStatusGroup_I2C, 1),
[kStatus_I2C_Nak](#) = MAKE_STATUS(kStatusGroup_I2C, 2),
[kStatus_I2C_ArbitrationLost](#) = MAKE_STATUS(kStatusGroup_I2C, 3),
[kStatus_I2C_Timeout](#) = MAKE_STATUS(kStatusGroup_I2C, 4),
[kStatus_I2C_Addr_Nak](#) = MAKE_STATUS(kStatusGroup_I2C, 5) }
I2C status return codes.
- enum [_i2c_flags](#) {
[kI2C_ReceiveNakFlag](#) = I2C_I2SR_RXAK_MASK,
[kI2C_IntPendingFlag](#) = I2C_I2SR_IIF_MASK,
[kI2C_TransferDirectionFlag](#) = I2C_I2SR_SRW_MASK,
[kI2C_ArbitrationLostFlag](#) = I2C_I2SR_IAL_MASK,
[kI2C_BusBusyFlag](#) = I2C_I2SR_IBB_MASK,
[kI2C_AddressMatchFlag](#) = I2C_I2SR_IAAS_MASK,
[kI2C_TransferCompleteFlag](#) = I2C_I2SR_ICF_MASK }

I2C Driver

- I2C peripheral flags.*
 - enum `_i2c_interrupt_enable` { `kI2C_GlobalInterruptEnable` = `I2C_I2CR_IEN_MASK` }
- I2C feature interrupt source.*
 - enum `i2c_direction_t` {
`kI2C_Write` = `0x0U`,
`kI2C_Read` = `0x1U` }
- The direction of master and slave transfers.*
 - enum `_i2c_master_transfer_flags` {
`kI2C_TransferDefaultFlag` = `0x0U`,
`kI2C_TransferNoStartFlag` = `0x1U`,
`kI2C_TransferRepeatedStartFlag` = `0x2U`,
`kI2C_TransferNoStopFlag` = `0x4U` }
- I2C transfer control flag.*
 - enum `i2c_slave_transfer_event_t` {
`kI2C_SlaveAddressMatchEvent` = `0x01U`,
`kI2C_SlaveTransmitEvent` = `0x02U`,
`kI2C_SlaveReceiveEvent` = `0x04U`,
`kI2C_SlaveTransmitAckEvent` = `0x08U`,
`kI2C_SlaveCompletionEvent` = `0x20U`,
`kI2C_SlaveAllEvents` }
- Set of events sent to the callback for nonblocking slave transfers.*

Driver version

- #define `FSL_I2C_DRIVER_VERSION` (MAKE_VERSION(2, 0, 3))
I2C driver version 2.0.3.

Initialization and deinitialization

- void `I2C_MasterInit` (I2C_Type *base, const `i2c_master_config_t` *masterConfig, uint32_t src-Clock_Hz)
Initializes the I2C peripheral.
- void `I2C_MasterDeinit` (I2C_Type *base)
De-initializes the I2C master peripheral.
- void `I2C_MasterGetDefaultConfig` (`i2c_master_config_t` *masterConfig)
Sets the I2C master configuration structure to default values.
- void `I2C_SlaveInit` (I2C_Type *base, const `i2c_slave_config_t` *slaveConfig)
Initializes the I2C peripheral.
- void `I2C_SlaveDeinit` (I2C_Type *base)
De-initializes the I2C slave peripheral.
- void `I2C_SlaveGetDefaultConfig` (`i2c_slave_config_t` *slaveConfig)
Sets the I2C slave configuration structure to default values.
- static void `I2C_Enable` (I2C_Type *base, bool enable)
Enables or disables the I2C peripheral operation.

Status

- static uint32_t [I2C_MasterGetStatusFlags](#) (I2C_Type *base)
Gets the I2C status flags.
- static void [I2C_MasterClearStatusFlags](#) (I2C_Type *base, uint32_t statusMask)
Clears the I2C status flag state.
- static uint32_t [I2C_SlaveGetStatusFlags](#) (I2C_Type *base)
Gets the I2C status flags.
- static void [I2C_SlaveClearStatusFlags](#) (I2C_Type *base, uint32_t statusMask)
Clears the I2C status flag state.

Interrupts

- void [I2C_EnableInterrupts](#) (I2C_Type *base, uint32_t mask)
Enables I2C interrupt requests.
- void [I2C_DisableInterrupts](#) (I2C_Type *base, uint32_t mask)
Disables I2C interrupt requests.

Bus Operations

- void [I2C_MasterSetBaudRate](#) (I2C_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)
Sets the I2C master transfer baud rate.
- status_t [I2C_MasterStart](#) (I2C_Type *base, uint8_t address, [i2c_direction_t](#) direction)
Sends a START on the I2C bus.
- status_t [I2C_MasterStop](#) (I2C_Type *base)
Sends a STOP signal on the I2C bus.
- status_t [I2C_MasterRepeatedStart](#) (I2C_Type *base, uint8_t address, [i2c_direction_t](#) direction)
Sends a REPEATED START on the I2C bus.
- status_t [I2C_MasterWriteBlocking](#) (I2C_Type *base, const uint8_t *txBuff, size_t txSize, uint32_t flags)
Performs a polling send transaction on the I2C bus.
- status_t [I2C_MasterReadBlocking](#) (I2C_Type *base, uint8_t *rxBuff, size_t rxSize, uint32_t flags)
Performs a polling receive transaction on the I2C bus.
- status_t [I2C_SlaveWriteBlocking](#) (I2C_Type *base, const uint8_t *txBuff, size_t txSize)
Performs a polling send transaction on the I2C bus.
- status_t [I2C_SlaveReadBlocking](#) (I2C_Type *base, uint8_t *rxBuff, size_t rxSize)
Performs a polling receive transaction on the I2C bus.
- status_t [I2C_MasterTransferBlocking](#) (I2C_Type *base, [i2c_master_transfer_t](#) *xfer)
Performs a master polling transfer on the I2C bus.

Transactional

- void [I2C_MasterTransferCreateHandle](#) (I2C_Type *base, [i2c_master_handle_t](#) *handle, [i2c_master_transfer_callback_t](#) callback, void *userData)
Initializes the I2C handle which is used in transactional functions.
- status_t [I2C_MasterTransferNonBlocking](#) (I2C_Type *base, [i2c_master_handle_t](#) *handle, [i2c_master_transfer_t](#) *xfer)

I2C Driver

- Performs a master interrupt non-blocking transfer on the I2C bus.*
- status_t [I2C_MasterTransferGetCount](#) (I2C_Type *base, i2c_master_handle_t *handle, size_t *count)
Gets the master transfer status during a interrupt non-blocking transfer.
- status_t [I2C_MasterTransferAbort](#) (I2C_Type *base, i2c_master_handle_t *handle)
Aborts an interrupt non-blocking transfer early.
- void [I2C_MasterTransferHandleIRQ](#) (I2C_Type *base, void *i2cHandle)
Master interrupt handler.
- void [I2C_SlaveTransferCreateHandle](#) (I2C_Type *base, i2c_slave_handle_t *handle, [i2c_slave_transfer_callback_t](#) callback, void *userData)
Initializes the I2C handle which is used in transactional functions.
- status_t [I2C_SlaveTransferNonBlocking](#) (I2C_Type *base, i2c_slave_handle_t *handle, uint32_t eventMask)
Starts accepting slave transfers.
- void [I2C_SlaveTransferAbort](#) (I2C_Type *base, i2c_slave_handle_t *handle)
Aborts the slave transfer.
- status_t [I2C_SlaveTransferGetCount](#) (I2C_Type *base, i2c_slave_handle_t *handle, size_t *count)
Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.
- void [I2C_SlaveTransferHandleIRQ](#) (I2C_Type *base, void *i2cHandle)
Slave interrupt handler.

9.2.3 Data Structure Documentation

9.2.3.1 struct i2c_master_config_t

Data Fields

- bool [enableMaster](#)
Enables the I2C peripheral at initialization time.
- uint32_t [baudRate_Bps](#)
Baud rate configuration of I2C peripheral.

9.2.3.1.0.4 Field Documentation

9.2.3.1.0.4.1 bool i2c_master_config_t::enableMaster

9.2.3.1.0.4.2 uint32_t i2c_master_config_t::baudRate_Bps

9.2.3.2 struct i2c_master_transfer_t

Data Fields

- uint32_t [flags](#)
A transfer flag which controls the transfer.
- uint8_t [slaveAddress](#)
7-bit slave address.
- [i2c_direction_t](#) [direction](#)
A transfer direction, read or write.
- uint32_t [subaddress](#)

- *A sub address.*
- `uint8_t subaddressSize`
A size of the command buffer.
- `uint8_t *volatile data`
A transfer buffer.
- `volatile size_t dataSize`
A transfer size.

9.2.3.2.0.5 Field Documentation

9.2.3.2.0.5.1 `uint32_t i2c_master_transfer_t::flags`

9.2.3.2.0.5.2 `uint8_t i2c_master_transfer_t::slaveAddress`

9.2.3.2.0.5.3 `i2c_direction_t i2c_master_transfer_t::direction`

9.2.3.2.0.5.4 `uint32_t i2c_master_transfer_t::subaddress`

Transferred MSB first.

9.2.3.2.0.5.5 `uint8_t i2c_master_transfer_t::subaddressSize`

9.2.3.2.0.5.6 `uint8_t* volatile i2c_master_transfer_t::data`

9.2.3.2.0.5.7 `volatile size_t i2c_master_transfer_t::dataSize`

9.2.3.3 `struct _i2c_master_handle`

I2C master handle typedef.

Data Fields

- `i2c_master_transfer_t transfer`
I2C master transfer copy.
- `size_t transferSize`
Total bytes to be transferred.
- `uint8_t state`
A transfer state maintained during transfer.
- `i2c_master_transfer_callback_t completionCallback`
A callback function called when the transfer is finished.
- `void * userData`
A callback parameter passed to the callback function.

I2C Driver

9.2.3.3.0.6 Field Documentation

9.2.3.3.0.6.1 `i2c_master_transfer_t i2c_master_handle_t::transfer`

9.2.3.3.0.6.2 `size_t i2c_master_handle_t::transferSize`

9.2.3.3.0.6.3 `uint8_t i2c_master_handle_t::state`

9.2.3.3.0.6.4 `i2c_master_transfer_callback_t i2c_master_handle_t::completionCallback`

9.2.3.3.0.6.5 `void* i2c_master_handle_t::userData`

9.2.3.4 struct `i2c_slave_config_t`

Data Fields

- `bool enableSlave`
Enables the I2C peripheral at initialization time.
- `uint16_t slaveAddress`
A slave address configuration.

9.2.3.4.0.7 Field Documentation

9.2.3.4.0.7.1 `bool i2c_slave_config_t::enableSlave`

9.2.3.4.0.7.2 `uint16_t i2c_slave_config_t::slaveAddress`

9.2.3.5 struct `i2c_slave_transfer_t`

Data Fields

- `i2c_slave_transfer_event_t event`
A reason that the callback is invoked.
- `uint8_t *volatile data`
A transfer buffer.
- `volatile size_t dataSize`
A transfer size.
- `status_t completionStatus`
Success or error code describing how the transfer completed.
- `size_t transferredCount`
A number of bytes actually transferred since the start or since the last repeated start.

9.2.3.5.0.8 Field Documentation

9.2.3.5.0.8.1 `i2c_slave_transfer_event_t i2c_slave_transfer_t::event`

9.2.3.5.0.8.2 `uint8_t* volatile i2c_slave_transfer_t::data`

9.2.3.5.0.8.3 `volatile size_t i2c_slave_transfer_t::dataSize`

9.2.3.5.0.8.4 `status_t i2c_slave_transfer_t::completionStatus`

Only applies for [kI2C_SlaveCompletionEvent](#).

9.2.3.5.0.8.5 `size_t i2c_slave_transfer_t::transferredCount`

9.2.3.6 struct `_i2c_slave_handle`

I2C slave handle typedef.

Data Fields

- `volatile uint8_t state`
A transfer state maintained during transfer.
- `i2c_slave_transfer_t transfer`
I2C slave transfer copy.
- `uint32_t eventMask`
A mask of enabled events.
- `i2c_slave_transfer_callback_t callback`
A callback function called at the transfer event.
- `void * userData`
A callback parameter passed to the callback.

I2C Driver

9.2.3.6.0.9 Field Documentation

9.2.3.6.0.9.1 `volatile uint8_t i2c_slave_handle_t::state`

9.2.3.6.0.9.2 `i2c_slave_transfer_t i2c_slave_handle_t::transfer`

9.2.3.6.0.9.3 `uint32_t i2c_slave_handle_t::eventMask`

9.2.3.6.0.9.4 `i2c_slave_transfer_callback_t i2c_slave_handle_t::callback`

9.2.3.6.0.9.5 `void* i2c_slave_handle_t::userData`

9.2.4 Macro Definition Documentation

9.2.4.1 `#define FSL_I2C_DRIVER_VERSION (MAKE_VERSION(2, 0, 3))`

9.2.4.2 `#define I2C_WAIT_TIMEOUT 0U /* Define to zero means keep waiting until the flag is assert/deassert. */`

9.2.5 Typedef Documentation

9.2.5.1 `typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base, i2c_master_handle_t *handle, status_t status, void *userData)`

9.2.5.2 `typedef void(* i2c_slave_transfer_callback_t)(I2C_Type *base, i2c_slave_transfer_t *xfer, void *userData)`

9.2.6 Enumeration Type Documentation

9.2.6.1 `enum _i2c_status`

Enumerator

kStatus_I2C_Busy I2C is busy with current transfer.

kStatus_I2C_Idle Bus is Idle.

kStatus_I2C_Nak NAK received during transfer.

kStatus_I2C_ArbitrationLost Arbitration lost during transfer.

kStatus_I2C_Timeout Timeout polling status flags.

kStatus_I2C_Addr_Nak NAK received during the address probe.

9.2.6.2 `enum _i2c_flags`

The following status register flags can be cleared:

- [kI2C_ArbitrationLostFlag](#)

- [kI2C_IntPendingFlag](#)

Note

These enumerations are meant to be OR'd together to form a bit mask.

Enumerator

kI2C_ReceiveNakFlag I2C receive NAK flag.
kI2C_IntPendingFlag I2C interrupt pending flag.
kI2C_TransferDirectionFlag I2C transfer direction flag.
kI2C_ArbitrationLostFlag I2C arbitration lost flag.
kI2C_BusBusyFlag I2C bus busy flag.
kI2C_AddressMatchFlag I2C address match flag.
kI2C_TransferCompleteFlag I2C transfer complete flag.

9.2.6.3 enum _i2c_interrupt_enable

Enumerator

kI2C_GlobalInterruptEnable I2C global interrupt.

9.2.6.4 enum i2c_direction_t

Enumerator

kI2C_Write Master transmits to the slave.
kI2C_Read Master receives from the slave.

9.2.6.5 enum _i2c_master_transfer_flags

Enumerator

kI2C_TransferDefaultFlag A transfer starts with a start signal, stops with a stop signal.
kI2C_TransferNoStartFlag A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.
kI2C_TransferRepeatedStartFlag A transfer starts with a repeated start signal.
kI2C_TransferNoStopFlag A transfer ends without a stop signal.

I2C Driver

9.2.6.6 enum i2c_slave_transfer_event_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [I2C_SlaveTransferNonBlocking\(\)](#) to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

kI2C_SlaveAddressMatchEvent Received the slave address after a start or repeated start.

kI2C_SlaveTransmitEvent A callback is requested to provide data to transmit (slave-transmitter role).

kI2C_SlaveReceiveEvent A callback is requested to provide a buffer in which to place received data (slave-receiver role).

kI2C_SlaveTransmitAckEvent A callback needs to either transmit an ACK or NACK.

kI2C_SlaveCompletionEvent A stop was detected or finished transfer, completing the transfer.

kI2C_SlaveAllEvents A bit mask of all available events.

9.2.7 Function Documentation

9.2.7.1 void I2C_MasterInit (I2C_Type * *base*, const i2c_master_config_t * *masterConfig*, uint32_t *srcClock_Hz*)

Call this API to ungate the I2C clock and configure the I2C with master configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the [I2C_MasterGetDefaultConfig\(\)](#). After calling this API, the master is ready to transfer. This is an example.

```
* i2c_master_config_t config = {  
*   .enableMaster = true,  
*   .baudRate_Bps = 100000  
* };  
* I2C_MasterInit(I2C0, &config, 12000000U);  
*
```

Parameters

<i>base</i>	I2C base pointer
<i>masterConfig</i>	A pointer to the master configuration structure
<i>srcClock_Hz</i>	I2C peripheral clock frequency in Hz

9.2.7.2 void I2C_MasterDeinit (I2C_Type * *base*)

Call this API to gate the I2C clock. The I2C master module can't work unless the I2C_MasterInit is called.

Parameters

<i>base</i>	I2C base pointer
-------------	------------------

9.2.7.3 void I2C_MasterGetDefaultConfig (i2c_master_config_t * *masterConfig*)

The purpose of this API is to get the configuration structure initialized for use in the [I2C_MasterInit\(\)](#). Use the initialized structure unchanged in the [I2C_MasterInit\(\)](#) or modify the structure before calling the [I2C_MasterInit\(\)](#). This is an example.

```
* i2c_master_config_t config;
* I2C_MasterGetDefaultConfig(&config);
*
```

Parameters

<i>masterConfig</i>	A pointer to the master configuration structure.
---------------------	--

9.2.7.4 void I2C_SlaveInit (I2C_Type * *base*, const i2c_slave_config_t * *slaveConfig*)

Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by [I2C_SlaveGetDefaultConfig\(\)](#) or it can be custom filled by the user. This is an example.

```
* i2c_slave_config_t config = {
* .enableSlave = true,
* .slaveAddress = 0x1DU,
* };
* I2C_SlaveInit(I2C0, &config);
*
```

I2C Driver

Parameters

<i>base</i>	I2C base pointer
<i>slaveConfig</i>	A pointer to the slave configuration structure
<i>srcClock_Hz</i>	I2C peripheral clock frequency in Hz

9.2.7.5 void I2C_SlaveDeinit (I2C_Type * *base*)

Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C_SlaveInit is called to enable the clock.

Parameters

<i>base</i>	I2C base pointer
-------------	------------------

9.2.7.6 void I2C_SlaveGetDefaultConfig (i2c_slave_config_t * *slaveConfig*)

The purpose of this API is to get the configuration structure initialized for use in the [I2C_SlaveInit\(\)](#). Modify fields of the structure before calling the [I2C_SlaveInit\(\)](#). This is an example.

```
* i2c_slave_config_t config;  
* I2C_SlaveGetDefaultConfig(&config);  
*
```

Parameters

<i>slaveConfig</i>	A pointer to the slave configuration structure.
--------------------	---

9.2.7.7 static void I2C_Enable (I2C_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	I2C base pointer
<i>enable</i>	Pass true to enable and false to disable the module.

9.2.7.8 static uint32_t I2C_MasterGetStatusFlags (I2C_Type * *base*) [inline], [static]

Parameters

<i>base</i>	I2C base pointer
-------------	------------------

Returns

status flag, use status flag to AND [_i2c_flags](#) to get the related status.

9.2.7.9 static void I2C_MasterClearStatusFlags (I2C_Type * *base*, uint32_t *statusMask*) [inline], [static]

The following status register flags can be cleared kI2C_ArbitrationLostFlag and kI2C_IntPendingFlag.

Parameters

<i>base</i>	I2C base pointer
<i>statusMask</i>	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values: <ul style="list-style-type: none"> • kI2C_ArbitrationLostFlag • kI2C_IntPendingFlagFlag

9.2.7.10 static uint32_t I2C_SlaveGetStatusFlags (I2C_Type * *base*) [inline], [static]

Parameters

<i>base</i>	I2C base pointer
-------------	------------------

Returns

status flag, use status flag to AND [_i2c_flags](#) to get the related status.

9.2.7.11 static void I2C_SlaveClearStatusFlags (I2C_Type * *base*, uint32_t *statusMask*) [inline], [static]

The following status register flags can be cleared kI2C_ArbitrationLostFlag and kI2C_IntPendingFlag

I2C Driver

Parameters

<i>base</i>	I2C base pointer
<i>statusMask</i>	The status flag mask, defined in type <code>i2c_status_flag_t</code> . The parameter can be any combination of the following values: <ul style="list-style-type: none">• <code>kI2C_IntPendingFlagFlag</code>

9.2.7.12 void I2C_EnableInterrupts (I2C_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	I2C base pointer
<i>mask</i>	interrupt source The parameter can be combination of the following source if defined: <ul style="list-style-type: none">• <code>kI2C_GlobalInterruptEnable</code>• <code>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</code>• <code>kI2C_SdaTimeoutInterruptEnable</code>

9.2.7.13 void I2C_DisableInterrupts (I2C_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	I2C base pointer
<i>mask</i>	interrupt source The parameter can be combination of the following source if defined: <ul style="list-style-type: none">• <code>kI2C_GlobalInterruptEnable</code>• <code>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</code>• <code>kI2C_SdaTimeoutInterruptEnable</code>

9.2.7.14 void I2C_MasterSetBaudRate (I2C_Type * *base*, uint32_t *baudRate_Bps*, uint32_t *srcClock_Hz*)

Parameters

<i>base</i>	I2C base pointer
<i>baudRate_Bps</i>	the baud rate value in bps
<i>srcClock_Hz</i>	Source clock

9.2.7.15 **status_t I2C_MasterStart (I2C_Type * *base*, uint8_t *address*, i2c_direction_t *direction*)**

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

Parameters

<i>base</i>	I2C peripheral base pointer
<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy.

9.2.7.16 **status_t I2C_MasterStop (I2C_Type * *base*)**

Return values

<i>kStatus_Success</i>	Successfully send the stop signal.
<i>kStatus_I2C_Timeout</i>	Send stop signal failed, timeout.

9.2.7.17 **status_t I2C_MasterRepeatedStart (I2C_Type * *base*, uint8_t *address*, i2c_direction_t *direction*)**

Parameters

<i>base</i>	I2C peripheral base pointer
-------------	-----------------------------

I2C Driver

<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy but not occupied by current I2C master.

9.2.7.18 **status_t I2C_MasterWriteBlocking (I2C_Type * *base*, const uint8_t * *txBuff*, size_t *txSize*, uint32_t *flags*)**

Parameters

<i>base</i>	The I2C peripheral base pointer.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.
<i>flags</i>	Transfer control flag to decide whether need to send a stop, use kI2C_TransferDefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.

9.2.7.19 **status_t I2C_MasterReadBlocking (I2C_Type * *base*, uint8_t * *rxBuff*, size_t *rxSize*, uint32_t *flags*)**

Note

The I2C_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

Parameters

<i>base</i>	I2C peripheral base pointer.
<i>rxBuff</i>	The pointer to the data to store the received data.
<i>rxSize</i>	The length in bytes of the data to be received.
<i>flags</i>	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Timeout</i>	Send stop signal failed, timeout.

9.2.7.20 **status_t I2C_SlaveWriteBlocking (I2C_Type * *base*, const uint8_t * *txBuff*, size_t *txSize*)**

Parameters

<i>base</i>	The I2C peripheral base pointer.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.

9.2.7.21 **status_t I2C_SlaveReadBlocking (I2C_Type * *base*, uint8_t * *rxBuff*, size_t *rxSize*)**

Parameters

I2C Driver

<i>base</i>	I2C peripheral base pointer.
<i>rxBuff</i>	The pointer to the data to store the received data.
<i>rxSize</i>	The length in bytes of the data to be received.

9.2.7.22 **status_t I2C_MasterTransferBlocking (I2C_Type * *base*, i2c_master_transfer_t * *xfer*)**

Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Parameters

<i>base</i>	I2C peripheral base address.
<i>xfer</i>	Pointer to the transfer structure.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.

9.2.7.23 **void I2C_MasterTransferCreateHandle (I2C_Type * *base*, i2c_master_handle_t * *handle*, i2c_master_transfer_callback_t *callback*, void * *userData*)**

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure to store the transfer state.
<i>callback</i>	pointer to user callback function.

<i>userData</i>	user parameter passed to the callback function.
-----------------	---

9.2.7.24 **status_t I2C_MasterTransferNonBlocking (I2C_Type * *base*, i2c_master_handle_t * *handle*, i2c_master_transfer_t * *xfer*)**

Note

Calling the API returns immediately after transfer initiates. The user needs to call I2C_MasterGetTransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus_I2C_Busy, the transfer is finished.

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure which stores the transfer state.
<i>xfer</i>	pointer to i2c_master_transfer_t structure.

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.

9.2.7.25 **status_t I2C_MasterTransferGetCount (I2C_Type * *base*, i2c_master_handle_t * *handle*, size_t * *count*)**

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure which stores the transfer state.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

I2C Driver

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

9.2.7.26 **status_t I2C_MasterTransferAbort (I2C_Type * *base*, i2c_master_handle_t * *handle*)**

Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_master_handle_t structure which stores the transfer state

Return values

<i>kStatus_I2C_Timeout</i>	Timeout during polling flag.
<i>kStatus_Success</i>	Successfully abort the transfer.

9.2.7.27 **void I2C_MasterTransferHandleIRQ (I2C_Type * *base*, void * *i2cHandle*)**

Parameters

<i>base</i>	I2C base pointer.
<i>i2cHandle</i>	pointer to i2c_master_handle_t structure.

9.2.7.28 **void I2C_SlaveTransferCreateHandle (I2C_Type * *base*, i2c_slave_handle_t * *handle*, i2c_slave_transfer_callback_t *callback*, void * *userData*)**

Parameters

<i>base</i>	I2C base pointer.
-------------	-------------------

<i>handle</i>	pointer to <code>i2c_slave_handle_t</code> structure to store the transfer state.
<i>callback</i>	pointer to user callback function.
<i>userData</i>	user parameter passed to the callback function.

9.2.7.29 **status_t I2C_SlaveTransferNonBlocking (I2C_Type * *base*, i2c_slave_handle_t * *handle*, uint32_t *eventMask*)**

Call this API after calling the [I2C_SlaveInit\(\)](#) and [I2C_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes events to the callback that was passed into the call to [I2C_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c_slave_transfer_event_t](#) enumerators for the events you wish to receive. The [kI2C_SlaveTransmitEvent](#) and [#kLPI2C_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to <code>i2c_slave_handle_t</code> structure which stores the transfer state.
<i>eventMask</i>	Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

Return values

#kStatus_Success	Slave transfers were successfully started.
kStatus_I2C_Busy	Slave transfers have already been started on this handle.

9.2.7.30 **void I2C_SlaveTransferAbort (I2C_Type * *base*, i2c_slave_handle_t * *handle*)**

Note

This API can be called at any time to stop slave for handling the bus events.

I2C Driver

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_slave_handle_t structure which stores the transfer state.

9.2.7.31 **status_t I2C_SlaveTransferGetCount (I2C_Type * *base*, i2c_slave_handle_t * *handle*, size_t * *count*)**

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_slave_handle_t structure.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

9.2.7.32 **void I2C_SlaveTransferHandleIRQ (I2C_Type * *base*, void * *i2cHandle*)**

Parameters

<i>base</i>	I2C base pointer.
<i>i2cHandle</i>	pointer to i2c_slave_handle_t structure which stores the transfer state

9.3 I2C FreeRTOS Driver

9.3.1 Overview

I2C RTOS Operation

- status_t **I2C_RTOS_Init** (i2c_rtos_handle_t *handle, I2C_Type *base, const i2c_master_config_t *masterConfig, uint32_t srcClock_Hz)
Initializes I2C.
- status_t **I2C_RTOS_Deinit** (i2c_rtos_handle_t *handle)
Deinitializes the I2C.
- status_t **I2C_RTOS_Transfer** (i2c_rtos_handle_t *handle, i2c_master_transfer_t *transfer)
Performs the I2C transfer.

9.3.2 Function Documentation

9.3.2.1 status_t I2C_RTOS_Init (i2c_rtos_handle_t * *handle*, I2C_Type * *base*, const i2c_master_config_t * *masterConfig*, uint32_t *srcClock_Hz*)

This function initializes the I2C module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS I2C handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the I2C instance to initialize.
<i>masterConfig</i>	The configuration structure to set-up I2C in master mode.
<i>srcClock_Hz</i>	The frequency of an input clock of the I2C module.

Returns

status of the operation.

9.3.2.2 status_t I2C_RTOS_Deinit (i2c_rtos_handle_t * *handle*)

This function deinitializes the I2C module and the related RTOS context.

Parameters

I2C FreeRTOS Driver

<i>handle</i>	The RTOS I2C handle.
---------------	----------------------

9.3.2.3 **status_t I2C_RTOS_Transfer (i2c_rtos_handle_t * *handle*, i2c_master_transfer_t * *transfer*)**

This function performs the I2C transfer according to the data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS I2C handle.
<i>transfer</i>	A structure specifying the transfer parameters.

Returns

status of the operation.



Chapter 10

PWM: Pulse Width Modulation Driver

10.1 Overview

Modules

- [PWM Driver](#)

10.2 PWM Driver

10.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Pulse Width Modulation (PWM) module of MCUXpresso SDK devices.

The function `PWM_Init()` initializes the PWM with a specified configurations. The function `PWM_GetDefaultConfig()` gets the default configurations. The initialization function configures the PWM for the requested register update mode for registers with buffers.

The function `PWM_Deinit()` disables the PWM counter and turns off the module clock.

10.2.2 Typical use case

10.2.2.1 PWM output

Output PWM signal on PWM3 module with different dutycycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pwm`

Enumerations

- enum `pwm_clock_source_t` {
 `kPWM_PeripheralClock` = 1U,
 `kPWM_HighFrequencyClock`,
 `kPWM_LowFrequencyClock` }
 PWM clock source select.
- enum `pwm_fifo_water_mark_t` {
 `kPWM_FIFOWaterMark_1` = 0U,
 `kPWM_FIFOWaterMark_2`,
 `kPWM_FIFOWaterMark_3`,
 `kPWM_FIFOWaterMark_4` }
 PWM FIFO water mark select.
- enum `pwm_byte_data_swap_t` {
 `kPWM_ByteNoSwap` = 0U,
 `kPWM_ByteSwap` }
 PWM byte data swap select.
- enum `pwm_half_word_data_swap_t` {
 `kPWM_HalfWordNoSwap` = 0U,
 `kPWM_HalfWordSwap` }
 PWM half-word data swap select.
- enum `pwm_output_configuration_t` {
 `kPWM_SetAtRolloverAndClearAtcomparison` = 0U,
 `kPWM_ClearAtRolloverAndSetAtcomparison`,
 `kPWM_NoConfigure` }

PWM Output Configuration.

- enum `pwm_sample_repeat_t` {
`kPWM_EachSampleOnce` = 0u,
`kPWM_EachSampletwice`,
`kPWM_EachSampleFourTimes`,
`kPWM_EachSampleEightTimes` }

PWM FIFO sample repeat It determines the number of times each sample from the FIFO is to be used.

- enum `pwm_interrupt_enable_t` {
`kPWM_FIFOEmptyInterruptEnable` = (1U << 0),
`kPWM_RolloverInterruptEnable` = (1U << 1),
`kPWM_CompareInterruptEnable` = (1U << 2) }

List of PWM interrupt options.

- enum `pwm_status_flags_t` {
`kPWM_FIFOEmptyFlag` = (1U << 3),
`kPWM_RolloverFlag` = (1U << 4),
`kPWM_CompareFlag` = (1U << 5),
`kPWM_FIFOWriteErrorFlag` = (1U << 6) }

List of PWM status flags.

- enum `pwm_fifo_available_t` {
`kPWM_NoDataInFIFOFlag` = 0U,
`kPWM_OneWordInFIFOFlag`,
`kPWM_TwoWordsInFIFOFlag`,
`kPWM_ThreeWordsInFIFOFlag`,
`kPWM_FourWordsInFIFOFlag` }

List of PWM FIFO available.

Functions

- static void `PWM_SoftwareReset` (PWM_Type *base)
Software reset.
- static void `PWM_SetPeriodValue` (PWM_Type *base, uint32_t value)
Sets the PWM period value.
- static uint32_t `PWM_GetPeriodValue` (PWM_Type *base)
Gets the PWM period value.
- static uint32_t `PWM_GetCounterValue` (PWM_Type *base)
Gets the PWM counter value.

Driver version

- #define `FSL_PWM_DRIVER_VERSION` (MAKE_VERSION(2, 0, 0))
Version 2.0.0.

Initialization and deinitialization

- status_t `PWM_Init` (PWM_Type *base, const pwm_config_t *config)

PWM Driver

- *Ungates the PWM clock and configures the peripheral for basic operation.*
- void [PWM_Deinit](#) (PWM_Type *base)
Gate the PWM submodule clock.
- void [PWM_GetDefaultConfig](#) (pwm_config_t *config)
Fill in the PWM config struct with the default settings.

PWM start and stop.

- static void [PWM_StartTimer](#) (PWM_Type *base)
Starts the PWM counter when the PWM is enabled.
- static void [PWM_StopTimer](#) (PWM_Type *base)
Stops the PWM counter when the pwm is disabled.

Interrupt Interface

- static void [PWM_EnableInterrupts](#) (PWM_Type *base, uint32_t mask)
Enables the selected PWM interrupts.
- static void [PWM_DisableInterrupts](#) (PWM_Type *base, uint32_t mask)
Disables the selected PWM interrupts.
- static uint32_t [PWM_GetEnabledInterrupts](#) (PWM_Type *base)
Gets the enabled PWM interrupts.

Status Interface

- static uint32_t [PWM_GetStatusFlags](#) (PWM_Type *base)
Gets the PWM status flags.
- static void [PWM_clearStatusFlags](#) (PWM_Type *base, uint32_t mask)
Clears the PWM status flags.
- static uint32_t [PWM_GetFIFOAvailable](#) (PWM_Type *base)
Gets the PWM FIFO available.

Sample Interface

- static void [PWM_SetSampleValue](#) (PWM_Type *base, uint32_t value)
Sets the PWM sample value.
- static uint32_t [PWM_GetSampleValue](#) (PWM_Type *base)
Gets the PWM sample value.

10.2.3 Enumeration Type Documentation

10.2.3.1 enum pwm_clock_source_t

Enumerator

kPWM_PeripheralClock The Peripheral clock is used as the clock.

kPWM_HighFrequencyClock High-frequency reference clock is used as the clock.

kPWM_LowFrequencyClock Low-frequency reference clock(32KHz) is used as the clock.

10.2.3.2 enum pwm_fifo_water_mark_t

Sets the data level at which the FIFO empty flag will be set

Enumerator

kPWM_FIFOWaterMark_1 FIFO empty flag is set when there are more than or equal to 1 empty slots.

kPWM_FIFOWaterMark_2 FIFO empty flag is set when there are more than or equal to 2 empty slots.

kPWM_FIFOWaterMark_3 FIFO empty flag is set when there are more than or equal to 3 empty slots.

kPWM_FIFOWaterMark_4 FIFO empty flag is set when there are more than or equal to 4 empty slots.

10.2.3.3 enum pwm_byte_data_swap_t

It determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register.

Enumerator

kPWM_ByteNoSwap byte ordering remains the same

kPWM_ByteSwap byte ordering is reversed

10.2.3.4 enum pwm_half_word_data_swap_t

Enumerator

kPWM_HalfWordNoSwap Half word swapping does not take place.

kPWM_HalfWordSwap Half word from write data bus are swapped.

PWM Driver

10.2.3.5 enum pwm_output_configuration_t

Enumerator

- kPWM_SetAtRolloverAndClearAtcomparison*** Output pin is set at rollover and cleared at comparison.
- kPWM_ClearAtRolloverAndSetAtcomparison*** Output pin is cleared at rollover and set at comparison.
- kPWM_NoConfigure*** PWM output is disconnected.

10.2.3.6 enum pwm_sample_repeat_t

Enumerator

- kPWM_EachSampleOnce*** Use each sample once.
- kPWM_EachSampletwice*** Use each sample twice.
- kPWM_EachSampleFourTimes*** Use each sample four times.
- kPWM_EachSampleEightTimes*** Use each sample eight times.

10.2.3.7 enum pwm_interrupt_enable_t

Enumerator

- kPWM_FIFOEmptyInterruptEnable*** This bit controls the generation of the FIFO Empty interrupt.
- kPWM_RolloverInterruptEnable*** This bit controls the generation of the Rollover interrupt.
- kPWM_CompareInterruptEnable*** This bit controls the generation of the Compare interrupt.

10.2.3.8 enum pwm_status_flags_t

Enumerator

- kPWM_FIFOEmptyFlag*** This bit indicates the FIFO data level in comparison to the water level set by FWM field in the control register.
- kPWM_RolloverFlag*** This bit shows that a roll-over event has occurred.
- kPWM_CompareFlag*** This bit shows that a compare event has occurred.
- kPWM_FIFOWriteErrorFlag*** This bit shows that an attempt has been made to write FIFO when it is full.

10.2.3.9 enum pwm_fifo_available_t

Enumerator

- kPWM_NoDataInFIFOFlag*** No data available.

kPWM_OneWordInFIFOFlag 1 word of data in FIFO
kPWM_TwoWordsInFIFOFlag 2 word of data in FIFO
kPWM_ThreeWordsInFIFOFlag 3 word of data in FIFO
kPWM_FourWordsInFIFOFlag 4 word of data in FIFO

10.2.4 Function Documentation

10.2.4.1 `status_t PWM_Init (PWM_Type * base, const pwm_config_t * config)`

Note

This API should be called at the beginning of the application using the PWM driver.

Parameters

<i>base</i>	PWM peripheral base address
<i>config</i>	Pointer to user's PWM config structure.

Returns

kStatus_Success means success; else failed.

10.2.4.2 `void PWM_Deinit (PWM_Type * base)`

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

10.2.4.3 `void PWM_GetDefaultConfig (pwm_config_t * config)`

The default values are:

```

* config->enableStopMode = false;
* config->enableDozeMode = false;
* config->enableWaitMode = false;
* config->enableDozeMode = false;
* config->clockSource = kPWM_LowFrequencyClock;
* config->prescale = 0U;
* config->outputConfig = kPWM_SetAtRolloverAndClearAtcomparison;
* config->fifoWater = kPWM_FIFOWaterMark_2;
* config->sampleRepeat = kPWM_EachSampleOnce;
* config->byteSwap = kPWM_ByteNoSwap;
* config->halfWordSwap = kPWM_HalfWordNoSwap;
*

```

PWM Driver

Parameters

<i>config</i>	Pointer to user's PWM config structure.
---------------	---

10.2.4.4 static void PWM_StartTimer (PWM_Type * *base*) [inline], [static]

When the PWM is enabled, it begins a new period, the output pin is set to start a new period while the prescaler and counter are released and counting begins.

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

10.2.4.5 static void PWM_StopTimer (PWM_Type * *base*) [inline], [static]

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

10.2.4.6 static void PWM_SoftwareReset (PWM_Type * *base*) [inline], [static]

PWM is reset when this bit is set to 1. It is a self clearing bit. Setting this bit resets all the registers to their reset values except for the STOPEN, DOZEN, WAITEN, and DBGEN bits in this control register.

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

10.2.4.7 static void PWM_EnableInterrupts (PWM_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	PWM peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration pwm_interrupt_enable_t

10.2.4.8 `static void PWM_DisableInterrupts (PWM_Type * base, uint32_t mask)`
`[inline], [static]`

PWM Driver

Parameters

<i>base</i>	PWM peripheral base address
<i>mask</i>	The interrupts to disable. This is a logical OR of members of the enumeration pwm_interrupt_enable_t

10.2.4.9 **static uint32_t PWM_GetEnabledInterrupts (PWM_Type * *base*) [inline], [static]**

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [pwm_interrupt_enable_t](#)

10.2.4.10 **static uint32_t PWM_GetStatusFlags (PWM_Type * *base*) [inline], [static]**

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [pwm_status_flags_t](#)

10.2.4.11 **static void PWM_clearStatusFlags (PWM_Type * *base*, uint32_t *mask*) [inline], [static]**

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration pwm_status_flags_t
-------------	--

10.2.4.12 **static uint32_t PWM_GetFIFOAvailable (PWM_Type * *base*) [inline], [static]**

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [pwm_fifo_available_t](#)

10.2.4.13 **static void PWM_SetSampleValue (PWM_Type * *base*, uint32_t *value*) [inline], [static]**

Parameters

<i>base</i>	PWM peripheral base address
<i>mask</i>	The sample value. This is the input to the 4x16 FIFO. The value in this register denotes the value of the sample being currently used.

10.2.4.14 **static uint32_t PWM_GetSampleValue (PWM_Type * *base*) [inline], [static]**

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

Returns

The sample value. It can be read only when the PWM is enable.

10.2.4.15 **static void PWM_SetPeriodValue (PWM_Type * *base*, uint32_t *value*) [inline], [static]**

PWM Driver

Parameters

<i>base</i>	PWM peripheral base address
<i>mask</i>	The period value. The PWM period register (PWM_PWMPR) determines the period of the PWM output signal. Writing 0xFFFF to this register will achieve the same result as writing 0xFFFE. $PWMO\text{ (Hz)} = PCLK\text{(Hz)} / (\text{period} + 2)$

10.2.4.16 `static uint32_t PWM_GetPeriodValue (PWM_Type * base) [inline], [static]`

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

Returns

The period value. The PWM period register (PWM_PWMPR) determines the period of the PWM output signal.

10.2.4.17 `static uint32_t PWM_GetCounterValue (PWM_Type * base) [inline], [static]`

Parameters

<i>base</i>	PWM peripheral base address
-------------	-----------------------------

Returns

The counter value. The current count value.



Chapter 11

UART: Universal Asynchronous Receiver/Transmitter Driver

11.1 Overview

Modules

- [UART Driver](#)
- [UART FreeRTOS Driver](#)

11.2 UART Driver

11.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) module of MCUXpresso SDK devices.

The UART driver includes functional APIs and transactional APIs.

Functional APIs are used for UART initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the UART peripheral and how to organize functional APIs to meet the application requirements. All functional APIs use the peripheral base address as the first parameter. UART functional operation groups provide the functional API set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the `uart_handle_t` as the second parameter. Initialize the handle by calling the [UART_TransferCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer, which means that the functions [UART_TransferSendNonBlocking\(\)](#) and [UART_TransferReceiveNonBlocking\(\)](#) set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_UART_TxIdle` and `kStatus_UART_RxIdle`.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the [UART_TransferCreateHandle\(\)](#). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The [UART_TransferReceiveNonBlocking\(\)](#) function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the `kStatus_UART_RxIdle`.

If the receive ring buffer is full, the upper layer is informed through a callback with the `kStatus_UART_RxRingBufferOverflow`. In the callback function, the upper layer reads data out from the ring buffer. If not, existing data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/uart`. In this example, the buffer size is 32, but only 31 bytes are used for saving data.

11.2.2 Typical use case

11.2.2.1 UART Send/receive using a polling method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/uart`

11.2.2.2 UART Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

11.2.2.3 UART Receive using the ringbuffer feature

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

11.2.2.4 UART automatic baud rate detect feature

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

Data Structures

- struct [uart_config_t](#)
UART configuration structure. [More...](#)
- struct [uart_transfer_t](#)
UART transfer structure. [More...](#)
- struct [uart_handle_t](#)
UART handle structure. [More...](#)

Typedefs

- typedef void(* [uart_transfer_callback_t](#))(UART_Type *base, uart_handle_t *handle, status_t status, void *userData)
UART transfer callback function.

Enumerations

- enum `_uart_status` {
 `kStatus_UART_TxBusy` = MAKE_STATUS(kStatusGroup_IUART, 0),
 `kStatus_UART_RxBusy` = MAKE_STATUS(kStatusGroup_IUART, 1),
 `kStatus_UART_TxIdle` = MAKE_STATUS(kStatusGroup_IUART, 2),
 `kStatus_UART_RxIdle` = MAKE_STATUS(kStatusGroup_IUART, 3),
 `kStatus_UART_TxWatermarkTooLarge` = MAKE_STATUS(kStatusGroup_IUART, 4),
 `kStatus_UART_RxWatermarkTooLarge` = MAKE_STATUS(kStatusGroup_IUART, 5),
 `kStatus_UART_FlagCannotClearManually`,
 `kStatus_UART_Error` = MAKE_STATUS(kStatusGroup_IUART, 7),
 `kStatus_UART_RxRingBufferOverflow` = MAKE_STATUS(kStatusGroup_IUART, 8),
 `kStatus_UART_RxHardwareOverflow` = MAKE_STATUS(kStatusGroup_IUART, 9),
 `kStatus_UART_NoiseError` = MAKE_STATUS(kStatusGroup_IUART, 10),
 `kStatus_UART_FramingError` = MAKE_STATUS(kStatusGroup_IUART, 11),
 `kStatus_UART_ParityError` = MAKE_STATUS(kStatusGroup_IUART, 12),
 `kStatus_UART_BaudrateNotSupport`,
 `kStatus_UART_BreakDetect` = MAKE_STATUS(kStatusGroup_IUART, 14) }
 Error codes for the UART driver.
- enum `uart_data_bits_t` {
 `kUART_SevenDataBits` = 0x0U,
 `kUART_EightDataBits` = 0x1U }
 UART data bits count.
- enum `uart_parity_mode_t` {
 `kUART_ParityDisabled` = 0x0U,
 `kUART_ParityEven` = 0x2U,
 `kUART_ParityOdd` = 0x3U }
 UART parity mode.
- enum `uart_stop_bit_count_t` {
 `kUART_OneStopBit` = 0x0U,
 `kUART_TwoStopBit` = 0x1U }
 UART stop bit count.
- enum `uart_idle_condition_t` {
 `kUART_IdleFor4Frames` = 0x0U,
 `kUART_IdleFor8Frames` = 0x1U,
 `kUART_IdleFor16Frames` = 0x2U,
 `kUART_IdleFor32Frames` = 0x3U }
 UART idle condition detect.
- enum `_uart_interrupt_enable`
 This structure contains the settings for all of the UART interrupt configurations.
- enum `_uart_flags` {

```

kUART_RxCharReadyFlag = 0x0000000FU,
kUART_RxErrorFlag = 0x0000000EU,
kUART_RxOverrunErrorFlag = 0x0000000DU,
kUART_RxFrameErrorFlag = 0x0000000CU,
kUART_RxBreakDetectFlag = 0x0000000BU,
kUART_RxParityErrorFlag = 0x0000000AU,
kUART_ParityErrorFlag = 0x0094000FU,
kUART_RtsStatusFlag = 0x0094000EU,
kUART_TxReadyFlag = 0x0094000DU,
kUART_RtsDeltaFlag = 0x0094000CU,
kUART_EscapeFlag = 0x0094000BU,
kUART_FrameErrorFlag = 0x0094000AU,
kUART_RxReadyFlag = 0x00940009U,
kUART_AgingTimerFlag = 0x00940008U,
kUART_DtrDeltaFlag = 0x00940007U,
kUART_RxDsFlag = 0x00940006U,
kUART_tAirWakeFlag = 0x00940005U,
kUART_AwakeFlag = 0x00940004U,
kUART_Rs485SlaveAddrMatchFlag = 0x00940003U,
kUART_AutoBaudFlag = 0x0098000FU,
kUART_TxEmptyFlag = 0x0098000EU,
kUART_DtrFlag = 0x0098000DU,
kUART_IdleFlag = 0x0098000CU,
kUART_AutoBaudCntStopFlag = 0x0098000BU,
kUART_RiDeltaFlag = 0x0098000AU,
kUART_RiFlag = 0x00980009U,
kUART_IrFlag = 0x00980008U,
kUART_WakeFlag = 0x00980007U,
kUART_DcdDeltaFlag = 0x00980006U,
kUART_DcdFlag = 0x00980005U,
kUART_RtsFlag = 0x00980004U,
kUART_TxCompleteFlag = 0x00980003U,
kUART_BreakDetectFlag = 0x00980002U,
kUART_RxOverrunFlag = 0x00980001U,
kUART_RxDataReadyFlag = 0x00980000U }

```

UART status flags.

Variables

- `uint32_t uart_config_t::baudRate_Bps`
UART baud rate.
- `uart_parity_mode_t uart_config_t::parityMode`
Parity error check mode of this module.
- `uart_data_bits_t uart_config_t::dataBitsCount`
Data bits count, eight (default), seven.

UART Driver

- `uart_stop_bit_count_t uart_config_t::stopBitCount`
Number of stop bits in one frame.
- `uint8_t uart_config_t::txFifoWatermark`
TX FIFO watermark.
- `uint8_t uart_config_t::rxFifoWatermark`
RX FIFO watermark.
- `bool uart_config_t::enableAutoBaudRate`
Enable automatic baud rate detection.
- `bool uart_config_t::enableTx`
Enable TX.
- `bool uart_config_t::enableRx`
Enable RX.
- `uint8_t * uart_transfer_t::data`
The buffer of data to be transfer.
- `size_t uart_transfer_t::dataSize`
The byte count to be transfer.
- `uint8_t *volatile uart_handle_t::txData`
Address of remaining data to send.
- `volatile size_t uart_handle_t::txDataSize`
Size of the remaining data to send.
- `size_t uart_handle_t::txDataSizeAll`
Size of the data to send out.
- `uint8_t *volatile uart_handle_t::rxData`
Address of remaining data to receive.
- `volatile size_t uart_handle_t::rxDataSize`
Size of the remaining data to receive.
- `size_t uart_handle_t::rxDataSizeAll`
Size of the data to receive.
- `uint8_t * uart_handle_t::rxRingBuffer`
Start address of the receiver ring buffer.
- `size_t uart_handle_t::rxRingBufferSize`
Size of the ring buffer.
- `volatile uint16_t uart_handle_t::rxRingBufferHead`
Index for the driver to store received data into ring buffer.
- `volatile uint16_t uart_handle_t::rxRingBufferTail`
Index for the user to get data from the ring buffer.
- `uart_transfer_callback_t uart_handle_t::callback`
Callback function.
- `void * uart_handle_t::userData`
UART callback function parameter.
- `volatile uint8_t uart_handle_t::txState`
TX transfer state.
- `volatile uint8_t uart_handle_t::rxState`
RX transfer state.

Driver version

- `#define FSL_UART_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`
UART driver version 2.0.0.

Software Reset

- static void [UART_SoftwareReset](#) (UART_Type *base)
Resets the UART using software.

Initialization and deinitialization

- status_t [UART_Init](#) (UART_Type *base, const [uart_config_t](#) *config, uint32_t srcClock_Hz)
Initializes an UART instance with the user configuration structure and the peripheral clock.
- void [UART_Deinit](#) (UART_Type *base)
Deinitializes a UART instance.
- void [UART_GetDefaultConfig](#) ([uart_config_t](#) *config)
l
- status_t [UART_SetBaudRate](#) (UART_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)
Sets the UART instance baud rate.
- static void [UART_Enable](#) (UART_Type *base)
This function is used to Enable the UART Module.
- static void [UART_SetIdleCondition](#) (UART_Type *base, [uart_idle_condition_t](#) condition)
This function is used to configure the IDLE line condition.
- static void [UART_Disable](#) (UART_Type *base)
This function is used to Disable the UART Module.

Status

- bool [UART_GetStatusFlag](#) (UART_Type *base, uint32_t flag)
This function is used to get the current status of specific UART status flag(including interrupt flag).
- void [UART_ClearStatusFlag](#) (UART_Type *base, uint32_t flag)
This function is used to clear the current status of specific UART status flag.

Interrupts

- void [UART_EnableInterrupts](#) (UART_Type *base, uint32_t mask)
Enables UART interrupts according to the provided mask.
- void [UART_DisableInterrupts](#) (UART_Type *base, uint32_t mask)
Disables the UART interrupts according to the provided mask.
- uint32_t [UART_GetEnabledInterrupts](#) (UART_Type *base)
Gets enabled UART interrupts.

Bus Operations

- static void [UART_EnableTx](#) (UART_Type *base, bool enable)
Enables or disables the UART transmitter.
- static void [UART_EnableRx](#) (UART_Type *base, bool enable)
Enables or disables the UART receiver.
- static void [UART_WriteByte](#) (UART_Type *base, uint8_t data)

UART Driver

- Writes to the transmitter register.*
- static uint8_t [UART_ReadByte](#) (UART_Type *base)
Reads the receiver register.
- void [UART_WriteBlocking](#) (UART_Type *base, const uint8_t *data, size_t length)
Writes to the TX register using a blocking method.
- status_t [UART_ReadBlocking](#) (UART_Type *base, uint8_t *data, size_t length)
Read RX data register using a blocking method.

Transactional

- void [UART_TransferCreateHandle](#) (UART_Type *base, uart_handle_t *handle, [uart_transfer_callback_t](#) callback, void *userData)
Initializes the UART handle.
- void [UART_TransferStartRingBuffer](#) (UART_Type *base, uart_handle_t *handle, uint8_t *ringBuffer, size_t ringBufferSize)
Sets up the RX ring buffer.
- void [UART_TransferStopRingBuffer](#) (UART_Type *base, uart_handle_t *handle)
Aborts the background transfer and uninstalls the ring buffer.
- size_t [UART_TransferGetRxRingBufferLength](#) (uart_handle_t *handle)
Get the length of received data in RX ring buffer.
- status_t [UART_TransferSendNonBlocking](#) (UART_Type *base, uart_handle_t *handle, [uart_transfer_t](#) *xfer)
Transmits a buffer of data using the interrupt method.
- void [UART_TransferAbortSend](#) (UART_Type *base, uart_handle_t *handle)
Aborts the interrupt-driven data transmit.
- status_t [UART_TransferGetSendCount](#) (UART_Type *base, uart_handle_t *handle, uint32_t *count)
Gets the number of bytes written to the UART TX register.
- status_t [UART_TransferReceiveNonBlocking](#) (UART_Type *base, uart_handle_t *handle, [uart_transfer_t](#) *xfer, size_t *receivedBytes)
Receives a buffer of data using an interrupt method.
- void [UART_TransferAbortReceive](#) (UART_Type *base, uart_handle_t *handle)
Aborts the interrupt-driven data receiving.
- status_t [UART_TransferGetReceiveCount](#) (UART_Type *base, uart_handle_t *handle, uint32_t *count)
Gets the number of bytes that have been received.
- void [UART_TransferHandleIRQ](#) (UART_Type *base, uart_handle_t *handle)
UART IRQ handle function.

DMA control functions.

- static void [UART_EnableTxDMA](#) (UART_Type *base, bool enable)
Enables or disables the UART transmitter DMA request.
- static void [UART_EnableRxDMA](#) (UART_Type *base, bool enable)
Enables or disables the UART receiver DMA request.

FIFO control functions.

- static void [UART_SetTxFifoWatermark](#) (UART_Type *base, uint8_t watermark)
This function is used to set the watermark of UART Tx FIFO.
- static void [UART_SetRxFifoWatermark](#) (UART_Type *base, uint8_t watermark)
This function is used to set the watermark of UART Rx FIFO.

Auto baud rate detection.

- static void [UART_EnableAutoBaudRate](#) (UART_Type *base, bool enable)
This function is used to set the enable condition of Automatic Baud Rate Detection feature.
- static bool [UART_IsAutoBaudRateComplete](#) (UART_Type *base)
This function is used to read if the automatic baud rate detection has finished.

11.2.3 Data Structure Documentation**11.2.3.1 struct uart_config_t****Data Fields**

- uint32_t [baudRate_Bps](#)
UART baud rate.
- [uart_parity_mode_t](#) [parityMode](#)
Parity error check mode of this module.
- [uart_data_bits_t](#) [dataBitsCount](#)
Data bits count, eight (default), seven.
- [uart_stop_bit_count_t](#) [stopBitCount](#)
Number of stop bits in one frame.
- uint8_t [txFifoWatermark](#)
TX FIFO watermark.
- uint8_t [rxFifoWatermark](#)
RX FIFO watermark.
- bool [enableAutoBaudRate](#)
Enable automatic baud rate detection.
- bool [enableTx](#)
Enable TX.
- bool [enableRx](#)
Enable RX.

11.2.3.2 struct uart_transfer_t**Data Fields**

- uint8_t * [data](#)
The buffer of data to be transfer.
- size_t [dataSize](#)
The byte count to be transfer.

11.2.3.3 struct _uart_handle

Data Fields

- uint8_t *volatile **txData**
Address of remaining data to send.
- volatile size_t **txDataSize**
Size of the remaining data to send.
- size_t **txDataSizeAll**
Size of the data to send out.
- uint8_t *volatile **rxData**
Address of remaining data to receive.
- volatile size_t **rxDataSize**
Size of the remaining data to receive.
- size_t **rxDataSizeAll**
Size of the data to receive.
- uint8_t * **rxRingBuffer**
Start address of the receiver ring buffer.
- size_t **rxRingBufferSize**
Size of the ring buffer.
- volatile uint16_t **rxRingBufferHead**
Index for the driver to store received data into ring buffer.
- volatile uint16_t **rxRingBufferTail**
Index for the user to get data from the ring buffer.
- **uart_transfer_callback_t** **callback**
Callback function.
- void * **userData**
UART callback function parameter.
- volatile uint8_t **txState**
TX transfer state.
- volatile uint8_t **rxState**
RX transfer state.

11.2.4 Macro Definition Documentation

11.2.4.1 #define FSL_UART_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))

11.2.5 Typedef Documentation

11.2.5.1 typedef void(* uart_transfer_callback_t)(UART_Type *base, uart_handle_t *handle, status_t status, void *userData)

11.2.6 Enumeration Type Documentation

11.2.6.1 enum _uart_status

Enumerator

kStatus_UART_TxBusy Transmitter is busy.
kStatus_UART_RxBusy Receiver is busy.
kStatus_UART_TxIdle UART transmitter is idle.
kStatus_UART_RxIdle UART receiver is idle.
kStatus_UART_TxWatermarkTooLarge TX FIFO watermark too large.
kStatus_UART_RxWatermarkTooLarge RX FIFO watermark too large.
kStatus_UART_FlagCannotClearManually UART flag can't be manually cleared.
kStatus_UART_Error Error happens on UART.
kStatus_UART_RxRingBufferOverflow UART RX software ring buffer overrun.
kStatus_UART_RxHardwareOverflow UART RX receiver overrun.
kStatus_UART_NoiseError UART noise error.
kStatus_UART_FramingError UART framing error.
kStatus_UART_ParityError UART parity error.
kStatus_UART_BaudrateNotSupport Baudrate is not support in current clock source.
kStatus_UART_BreakDetect Receiver detect BREAK signal.

11.2.6.2 enum uart_data_bits_t

Enumerator

kUART_SevenDataBits Seven data bit.
kUART_EightDataBits Eight data bit.

11.2.6.3 enum uart_parity_mode_t

Enumerator

kUART_ParityDisabled Parity disabled.

UART Driver

kUART_ParityEven Even error check is selected.

kUART_ParityOdd Odd error check is selected.

11.2.6.4 enum uart_stop_bit_count_t

Enumerator

kUART_OneStopBit One stop bit.

kUART_TwoStopBit Two stop bits.

11.2.6.5 enum uart_idle_condition_t

Enumerator

kUART_IdleFor4Frames Idle for more than 4 frames.

kUART_IdleFor8Frames Idle for more than 8 frames.

kUART_IdleFor16Frames Idle for more than 16 frames.

kUART_IdleFor32Frames Idle for more than 32 frames.

11.2.6.6 enum _uart_interrupt_enable

11.2.6.7 enum _uart_flags

This provides constants for the UART status flags for use in the UART functions.

Enumerator

kUART_RxCharReadyFlag Rx Character Ready Flag.

kUART_RxErrorFlag Rx Error Detect Flag.

kUART_RxOverrunErrorFlag Rx Overrun Flag.

kUART_RxFrameErrorFlag Rx Frame Error Flag.

kUART_RxBreakDetectFlag Rx Break Detect Flag.

kUART_RxParityErrorFlag Rx Parity Error Flag.

kUART_ParityErrorFlag Parity Error Interrupt Flag.

kUART_RtsStatusFlag RTS_B Pin Status Flag.

kUART_TxReadyFlag Transmitter Ready Interrupt/DMA Flag.

kUART_RtsDeltaFlag RTS Delta Flag.

kUART_EscapeFlag Escape Sequence Interrupt Flag.

kUART_FrameErrorFlag Frame Error Interrupt Flag.

kUART_RxReadyFlag Receiver Ready Interrupt/DMA Flag.

kUART_AgingTimerFlag Aging Timer Interrupt Flag.

kUART_DtrDeltaFlag DTR Delta Flag.

kUART_RxDsFlag Receiver IDLE Interrupt Flag.

kUART_tAirWakeFlag Asynchronous IR WAKE Interrupt Flag.
kUART_AwakeFlag Asynchronous WAKE Interrupt Flag.
kUART_Rs485SlaveAddrMatchFlag RS-485 Slave Address Detected Interrupt Flag.
kUART_AutoBaudFlag Automatic Baud Rate Detect Complete Flag.
kUART_TxEmptyFlag Transmit Buffer FIFO Empty.
kUART_DtrFlag DTR edge triggered interrupt flag.
kUART_IdleFlag Idle Condition Flag.
kUART_AutoBaudCntStopFlag Auto-baud Counter Stopped Flag.
kUART_RiDeltaFlag Ring Indicator Delta Flag.
kUART_RiFlag Ring Indicator Input Flag.
kUART_IrFlag Serial Infrared Interrupt Flag.
kUART_WakeFlag Wake Flag.
kUART_DcdDeltaFlag Data Carrier Detect Delta Flag.
kUART_DcdFlag Data Carrier Detect Input Flag.
kUART_RtsFlag RTS Edge Triggered Interrupt Flag.
kUART_TxCompleteFlag Transmitter Complete Flag.
kUART_BreakDetectFlag BREAK Condition Detected Flag.
kUART_RxOverrunFlag Overrun Error Flag.
kUART_RxDataReadyFlag Receive Data Ready Flag.

11.2.7 Function Documentation

11.2.7.1 static void UART_SoftwareReset (UART_Type * *base*) [inline], [static]

This function resets the transmit and receive state machines, all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD and UTS[6-3]

Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

11.2.7.2 status_t UART_Init (UART_Type * *base*, const uart_config_t * *config*, uint32_t *srcClock_Hz*)

This function configures the UART module with user-defined settings. Call the [UART_GetDefault-Config\(\)](#) function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the UART.

```

* uart_config_t uartConfig;
* uartConfig.baudRate_Bps = 115200U;
* uartConfig.parityMode = kUART_ParityDisabled;
* uartConfig.dataBitsCount = kUART_EightDataBits;
* uartConfig.stopBitCount = kUART_OneStopBit;
* uartConfig.txFifoWatermark = 2;
* uartConfig.rxFifoWatermark = 1;

```

UART Driver

```
* uartConfig.enableAutoBaudrate = false;
* uartConfig.enableTx = true;
* uartConfig.enableRx = true;
* UART_Init(UART1, &uartConfig, 24000000U);
*
```

Parameters

<i>base</i>	UART peripheral base address.
<i>config</i>	Pointer to a user-defined configuration structure.
<i>srcClock_Hz</i>	UART clock source frequency in HZ.

Return values

<i>kStatus_Success</i>	UART initialize succeed
------------------------	-------------------------

11.2.7.3 void UART_Deinit (UART_Type * *base*)

This function waits for transmit to complete, disables TX and RX, and disables the UART clock.

Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

11.2.7.4 void UART_GetDefaultConfig (uart_config_t * *config*)

Gets the default configuration structure.

This function initializes the UART configuration structure to a default value. The default values are:
: uartConfig->baudRate_Bps = 115200U; uartConfig->parityMode = kUART_ParityDisabled; uartConfig->dataBitsCount = kUART_EightDataBits; uartConfig->stopBitCount = kUART_OneStopBit; uartConfig->txFifoWatermark = 2; uartConfig->rxFifoWatermark = 1; uartConfig->enableAutoBaudrate = false; uartConfig->enableTx = false; uartConfig->enableRx = false;

Parameters

<i>config</i>	Pointer to a configuration structure.
---------------	---------------------------------------

11.2.7.5 status_t UART_SetBaudRate (UART_Type * *base*, uint32_t *baudRate_Bps*, uint32_t *srcClock_Hz*)

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the UART_Init.

```
* UART_SetBaudRate(UART1, 115200U, 200000000U);
*
```

Parameters

<i>base</i>	UART peripheral base address.
<i>baudRate_Bps</i>	UART baudrate to be set.
<i>srcClock_Hz</i>	UART clock source frequency in Hz.

Return values

<i>kStatus_UART_Baudrate-NotSupport</i>	Baudrate is not support in the current clock source.
<i>kStatus_Success</i>	Set baudrate succeeded.

11.2.7.6 static void UART_Enable (UART_Type * *base*) [inline], [static]

Parameters

<i>base</i>	UART base pointer.
-------------	--------------------

11.2.7.7 static void UART_SetIdleCondition (UART_Type * *base*, uart_idle_condition_t *condition*) [inline], [static]

Parameters

<i>base</i>	UART base pointer.
<i>condition</i>	IDLE line detect condition of the enumerators in _uart_idle_condition.

11.2.7.8 static void UART_Disable (UART_Type * *base*) [inline], [static]

Parameters

<i>base</i>	UART base pointer.
-------------	--------------------

11.2.7.9 bool UART_GetStatusFlag (UART_Type * *base*, uint32_t *flag*)

The available status flag can be select from `uart_status_flag_t` enumeration.

UART Driver

Parameters

<i>base</i>	UART base pointer.
<i>flag</i>	Status flag to check.

Return values

<i>current</i>	state of corresponding status flag.
----------------	-------------------------------------

11.2.7.10 void UART_ClearStatusFlag (UART_Type * *base*, uint32_t *flag*)

The available status flag can be select from `uart_status_flag_t` enumeration.

Parameters

<i>base</i>	UART base pointer.
<i>flag</i>	Status flag to clear.

11.2.7.11 void UART_EnableInterrupts (UART_Type * *base*, uint32_t *mask*)

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [_uart_interrupt_enable](#). For example, to enable TX empty interrupt and RX data ready interrupt, do the following.

```
*   UART_EnableInterrupts(UART1, kUART_TxEmptyEnable | kUART_RxDataReadyEnable);  
*
```

Parameters

<i>base</i>	UART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of _uart_interrupt_enable .

11.2.7.12 void UART_DisableInterrupts (UART_Type * *base*, uint32_t *mask*)

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [_uart_interrupt_enable](#). For example, to disable TX empty interrupt and RX data ready interrupt do the following.

```
*   UART_EnableInterrupts(UART1, kUART_TxEmptyEnable | kUART_RxDataReadyEnable);  
*
```


Parameters

<i>base</i>	UART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of _uart_interrupt_enable .

11.2.7.13 uint32_t UART_GetEnabledInterrupts (UART_Type * *base*)

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators [_uart_interrupt_enable](#). To check a specific interrupt enable status, compare the return value with enumerators in [_uart_interrupt_enable](#). For example, to check whether the TX empty interrupt is enabled:

```
*  uint32_t enabledInterrupts = UART_GetEnabledInterrupts(UART1);
*
*  if (kUART_TxEmptyEnable & enabledInterrupts)
*  {
*      ...
*  }
*
```

Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

Returns

UART interrupt flags which are logical OR of the enumerators in [_uart_interrupt_enable](#).

11.2.7.14 static void UART_EnableTx (UART_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the UART transmitter.

Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

11.2.7.15 static void UART_EnableRx (UART_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the UART receiver.

UART Driver

Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

11.2.7.16 **static void UART_WriteByte (UART_Type * *base*, uint8_t *data*) [inline], [static]**

This function is used to write data to transmitter register. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

Parameters

<i>base</i>	UART peripheral base address.
<i>data</i>	Data write to the TX register.

11.2.7.17 **static uint8_t UART_ReadByte (UART_Type * *base*) [inline], [static]**

This function is used to read data from receiver register. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

Parameters

<i>base</i>	UART peripheral base address.
-------------	-------------------------------

Returns

Data read from data register.

11.2.7.18 **void UART_WriteBlocking (UART_Type * *base*, const uint8_t * *data*, size_t *length*)**

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Note

This function does not check whether all data is sent out to the bus. Before disabling the TX, check kUART_TransmissionCompleteFlag to ensure that the TX is finished.

Parameters

<i>base</i>	UART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

11.2.7.19 **status_t UART_ReadBlocking (UART_Type * *base*, uint8_t * *data*, size_t *length*)**

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

Parameters

<i>base</i>	UART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_UART_Rx-HardwareOverrun</i>	Receiver overrun occurred while receiving data.
<i>kStatus_UART_Noise-Error</i>	A noise error occurred while receiving data.
<i>kStatus_UART_Framing-Error</i>	A framing error occurred while receiving data.
<i>kStatus_UART_Parity-Error</i>	A parity error occurred while receiving data.
<i>kStatus_Success</i>	Successfully received all data.

11.2.7.20 **void UART_TransferCreateHandle (UART_Type * *base*, uart_handle_t * *handle*, uart_transfer_callback_t *callback*, void * *userData*)**

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

UART Driver

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

11.2.7.21 void UART_TransferStartRingBuffer (UART_Type * *base*, uart_handle_t * *handle*, uint8_t * *ringBuffer*, size_t *ringBufferSize*)

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the [UART_TransferReceiveNonBlocking\(\)](#) API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, only 31 bytes are used for saving data.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>ringBuffer</i>	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	Size of the ring buffer.

11.2.7.22 void UART_TransferStopRingBuffer (UART_Type * *base*, uart_handle_t * *handle*)

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

11.2.7.23 **size_t UART_TransferGetRxRingBufferLength (uart_handle_t * *handle*)**

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Returns

Length of received data in RX ring buffer.

11.2.7.24 **status_t UART_TransferSendNonBlocking (UART_Type * *base*, uart_handle_t * *handle*, uart_transfer_t * *xfer*)**

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the [kStatus_UART_TxIdle](#) as status parameter.

Note

The [kStatus_UART_TxIdle](#) is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the [kUART_TransmissionCompleteFlag](#) to ensure that the TX is finished.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>xfer</i>	UART transfer structure. See uart_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_UART_TxBusy</i>	Previous transmission still not finished; data not all written to TX register yet.
<i>kStatus_InvalidArgument</i>	Invalid argument.

11.2.7.25 void UART_TransferAbortSend (UART_Type * *base*, uart_handle_t * *handle*)

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

11.2.7.26 **status_t UART_TransferGetSendCount (UART_Type * *base*, uart_handle_t * *handle*, uint32_t * *count*)**

This function gets the number of bytes written to the UART TX register by using the interrupt method.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>count</i>	Send bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	The parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

11.2.7.27 **status_t UART_TransferReceiveNonBlocking (UART_Type * *base*, uart_handle_t * *handle*, uart_transfer_t * *xfer*, size_t * *receivedBytes*)**

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter *receivedBytes* shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter [kStatus_UART_RxIdle](#). For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the *xfer->data* and this function returns with the parameter *receivedBytes* set to 5. For the left 5 bytes, newly arrived data is saved from the *xfer->data[5]*. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the *xfer->data*. When all data is received, the upper layer is notified.

UART Driver

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>xfer</i>	UART transfer structure, see uart_transfer_t .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

Return values

<i>kStatus_Success</i>	Successfully queue the transfer into transmit queue.
<i>kStatus_UART_RxBusy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

11.2.7.28 void UART_TransferAbortReceive (UART_Type * *base*, uart_handle_t * *handle*)

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

11.2.7.29 status_t UART_TransferGetReceiveCount (UART_Type * *base*, uart_handle_t * *handle*, uint32_t * *count*)

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter count;

11.2.7.30 void UART_TransferHandleIRQ (UART_Type * *base*, uart_handle_t * *handle*)

This function handles the UART transmit and receive IRQ request.

Parameters

<i>base</i>	UART peripheral base address.
<i>handle</i>	UART handle pointer.

11.2.7.31 static void UART_EnableTxDMA (UART_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the transmit request when the transmitter has one or more slots available in the TxFIFO. The fill level in the TxFIFO that generates the DMA request is controlled by the TXTL bits.

Parameters

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

11.2.7.32 static void UART_EnableRxDMA (UART_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the receive request when the receiver has data in the RxFIFO. The fill level in the RxFIFO at which a DMA request is generated is controlled by the RXTL bits .

Parameters

UART Driver

<i>base</i>	UART peripheral base address.
<i>enable</i>	True to enable, false to disable.

11.2.7.33 static void UART_SetTxFifoWatermark (UART_Type * *base*, uint8_t *watermark*) [inline], [static]

A maskable interrupt is generated whenever the data level in the TxFIFO falls below the Tx FIFO watermark.

Parameters

<i>base</i>	UART base pointer.
<i>watermark</i>	The Tx FIFO watermark.

11.2.7.34 static void UART_SetRxFifoWatermark (UART_Type * *base*, uint8_t *watermark*) [inline], [static]

A maskable interrupt is generated whenever the data level in the RxFIFO reaches the Rx FIFO watermark.

Parameters

<i>base</i>	UART base pointer.
<i>watermark</i>	The Rx FIFO watermark.

11.2.7.35 static void UART_EnableAutoBaudRate (UART_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	UART base pointer.
<i>enable</i>	Enable/Disable Automatic Baud Rate Detection feature. <ul style="list-style-type: none">• true: Enable Automatic Baud Rate Detection feature.• false: Disable Automatic Baud Rate Detection feature.

11.2.7.36 static bool UART_IsAutoBaudRateComplete (UART_Type * *base*) [inline], [static]

Parameters

<i>base</i>	UART base pointer.
-------------	--------------------

Returns

- true: Automatic baud rate detection has finished.
 - false: Automatic baud rate detection has not finished.

11.2.8 Variable Documentation

- 11.2.8.1 `uint32_t uart_config_t::baudRate_Bps`
- 11.2.8.2 `uart_parity_mode_t uart_config_t::parityMode`
- 11.2.8.3 `uart_stop_bit_count_t uart_config_t::stopBitCount`
- 11.2.8.4 `uint8_t* uart_transfer_t::data`
- 11.2.8.5 `size_t uart_transfer_t::dataSize`
- 11.2.8.6 `uint8_t* volatile uart_handle_t::txData`
- 11.2.8.7 `volatile size_t uart_handle_t::txDataSize`
- 11.2.8.8 `size_t uart_handle_t::txDataSizeAll`
- 11.2.8.9 `uint8_t* volatile uart_handle_t::rxData`
- 11.2.8.10 `volatile size_t uart_handle_t::rxDataSize`
- 11.2.8.11 `size_t uart_handle_t::rxDataSizeAll`
- 11.2.8.12 `uint8_t* uart_handle_t::rxRingBuffer`
- 11.2.8.13 `size_t uart_handle_t::rxRingBufferSize`
- 11.2.8.14 `volatile uint16_t uart_handle_t::rxRingBufferHead`
- 11.2.8.15 `volatile uint16_t uart_handle_t::rxRingBufferTail`
- 11.2.8.16 `uart_transfer_callback_t uart_handle_t::callback`
- 11.2.8.17 `void* uart_handle_t::userData`
- 11.2.8.18 `volatile uint8_t uart_handle_t::txState`

11.3 UART FreeRTOS Driver

11.3.1 Overview

Data Structures

- struct `uart_rtos_config_t`
UART configuration structure. [More...](#)

UART RTOS Operation

- int `UART_RTOS_Init` (`uart_rtos_handle_t` *handle, `uart_handle_t` *t_handle, const `uart_rtos_config_t` *cfg)
Initializes a UART instance for operation in RTOS.
- int `UART_RTOS_Deinit` (`uart_rtos_handle_t` *handle)
Deinitializes a UART instance for operation.

UART transactional Operation

- int `UART_RTOS_Send` (`uart_rtos_handle_t` *handle, const `uint8_t` *buffer, `uint32_t` length)
Sends data in the background.
- int `UART_RTOS_Receive` (`uart_rtos_handle_t` *handle, `uint8_t` *buffer, `uint32_t` length, `size_t` *received)
Receives data.

11.3.2 Data Structure Documentation

11.3.2.1 struct `uart_rtos_config_t`

Data Fields

- `UART_Type` * `base`
UART base address.
- `uint32_t` `srcclk`
UART source clock in Hz.
- `uint32_t` `baudrate`
Desired communication speed.
- `uart_parity_mode_t` `parity`
Parity setting.
- `uart_stop_bit_count_t` `stopbits`
Number of stop bits to use.
- `uint8_t` * `buffer`
Buffer for background reception.
- `uint32_t` `buffer_size`
Size of buffer for background reception.

11.3.3 Function Documentation

11.3.3.1 `int UART_RTOS_Init (uart_rtos_handle_t * handle, uart_handle_t * t_handle,
const uart_rtos_config_t * cfg)`

Parameters

<i>handle</i>	The RTOS UART handle, the pointer to an allocated space for RTOS context.
<i>t_handle</i>	The pointer to the allocated space to store the transactional layer internal state.
<i>cfg</i>	The pointer to the parameters required to configure the UART after initialization.

Returns

0 succeed; otherwise fail.

11.3.3.2 int UART_RTOS_Deinit (uart_rtos_handle_t * *handle*)

This function deinitializes the UART module, sets all register values to reset value, and frees the resources.

Parameters

<i>handle</i>	The RTOS UART handle.
---------------	-----------------------

11.3.3.3 int UART_RTOS_Send (uart_rtos_handle_t * *handle*, const uint8_t * *buffer*, uint32_t *length*)

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

Parameters

<i>handle</i>	The RTOS UART handle.
<i>buffer</i>	The pointer to the buffer to send.
<i>length</i>	The number of bytes to send.

11.3.3.4 int UART_RTOS_Receive (uart_rtos_handle_t * *handle*, uint8_t * *buffer*, uint32_t *length*, size_t * *received*)

This function receives data from UART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

UART FreeRTOS Driver

Parameters

<i>handle</i>	The RTOS UART handle.
<i>buffer</i>	The pointer to the buffer to write received data.
<i>length</i>	The number of bytes to receive.
<i>received</i>	The pointer to a variable of size_t where the number of received data is filled.

Chapter 12

MU: Messaging Unit

12.1 Overview

The MCUXpresso SDK provides a driver for the MU module of MCUXpresso SDK devices.

12.2 Function description

The MU driver provides these functions:

- Functions to initialize the MU module.
- Functions to send and receive messages.
- Functions for MU flags for both MU sides.
- Functions for status flags and interrupts.
- Other miscellaneous functions.

12.2.1 MU initialization

The function [MU_Init\(\)](#) initializes the MU module and enables the MU clock. It should be called before any other MU functions.

The function [MU_Deinit\(\)](#) deinitializes the MU module and disables the MU clock. No MU functions can be called after this function.

12.2.2 MU message

The MU message must be sent when the transmit register is empty. The MU driver provides blocking API and non-blocking API to send message.

The [MU_SendMsgNonBlocking\(\)](#) function writes a message to the MU transmit register without checking the transmit register status. The upper layer should check that the transmit register is empty before calling this function. This function can be used in the ISR for better performance.

The [MU_SendMsg\(\)](#) function is a blocking function. It waits until the transmit register is empty and sends the message.

Correspondingly, there are blocking and non-blocking APIs for receiving a message. The [MU_ReadMsgNonBlocking\(\)](#) function is a non-blocking API. The [MU_ReadMsg\(\)](#) function is the blocking API.

Function description

12.2.3 MU flags

The MU driver provides 3-bit general purpose flags. When the flags are set on one side, they are reflected on the other side.

The MU flags must be set when the previous flags have been updated to the other side. The MU driver provides a non-blocking function and a blocking function. The blocking function [MU_SetFlags\(\)](#) waits until previous flags have been updated to the other side and then sets flags. The non-blocking function sets the flags directly. Ensure that the `kMU_FlagsUpdatingFlag` is not pending before calling this function.

The function [MU_GetFlags\(\)](#) gets the MU flags on the current side.

12.2.4 Status and interrupt

The function [MU_GetStatusFlags\(\)](#) returns all MU status flags. Use the `_mu_status_flags` to check for specific flags, for example, to check RX0 and RX1 register full, use the following code:

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mu`. The receive full flags are cleared automatically after messages are read out. The transmit empty flags are cleared automatically after new messages are written to the transmit register. The general purpose interrupt flags must be cleared manually using the function [MU_ClearStatusFlags\(\)](#).

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mu`. To enable or disable a specific interrupt, use [MU_EnableInterrupts\(\)](#) and [MU_DisableInterrupts\(\)](#) functions. The interrupts to enable or disable should be passed in as a bit mask of the `_mu_interrupt_enable`.

The [MU_TriggerInterrupts\(\)](#) function triggers general purpose interrupts and NMI to the other core. The interrupts to trigger are passed in as a bit mask of the `_mu_interrupt_trigger`. If previously triggered interrupts have not been processed by the other side, this function returns an error.

12.2.5 MU misc functions

The [MU_BootCoreB\(\)](#) and [MU_HoldCoreBReset\(\)](#) functions should only be used from A side. They are used to boot the core B or to hold core B in reset.

The [MU_ResetBothSides\(\)](#) function resets MU at both A and B sides. However, only the A side can call this function.

If a core enters stop mode, the platform clock of this core is disabled by default. The function [MU_SetClockOnOtherCoreEnable\(\)](#) forces the other core's platform clock to remain enabled even after that core has entered a stop mode. In this case, the other core's platform clock keeps running until the current core enters stop mode too.

Function [MU_GetOtherCorePowerMode\(\)](#) gets the power mode of the other core.

Enumerations

- enum `_mu_status_flags` {
`kMU_Tx0EmptyFlag` = (1U << (MU_SR_TEn_SHIFT + 3U)),
`kMU_Tx1EmptyFlag` = (1U << (MU_SR_TEn_SHIFT + 2U)),
`kMU_Tx2EmptyFlag` = (1U << (MU_SR_TEn_SHIFT + 1U)),
`kMU_Tx3EmptyFlag` = (1U << (MU_SR_TEn_SHIFT + 0U)),
`kMU_Rx0FullFlag` = (1U << (MU_SR_RFn_SHIFT + 3U)),
`kMU_Rx1FullFlag` = (1U << (MU_SR_RFn_SHIFT + 2U)),
`kMU_Rx2FullFlag` = (1U << (MU_SR_RFn_SHIFT + 1U)),
`kMU_Rx3FullFlag` = (1U << (MU_SR_RFn_SHIFT + 0U)),
`kMU_GenInt0Flag` = (1U << (MU_SR_GIPn_SHIFT + 3U)),
`kMU_GenInt1Flag` = (1U << (MU_SR_GIPn_SHIFT + 2U)),
`kMU_GenInt2Flag` = (1U << (MU_SR_GIPn_SHIFT + 1U)),
`kMU_GenInt3Flag` = (1U << (MU_SR_GIPn_SHIFT + 0U)),
`kMU_EventPendingFlag` = MU_SR_EP_MASK,
`kMU_FlagsUpdatingFlag` = MU_SR_FUP_MASK }
MU status flags.
- enum `_mu_interrupt_enable` {
`kMU_Tx0EmptyInterruptEnable` = (1U << (MU_CR_TIEEn_SHIFT + 3U)),
`kMU_Tx1EmptyInterruptEnable` = (1U << (MU_CR_TIEEn_SHIFT + 2U)),
`kMU_Tx2EmptyInterruptEnable` = (1U << (MU_CR_TIEEn_SHIFT + 1U)),
`kMU_Tx3EmptyInterruptEnable` = (1U << (MU_CR_TIEEn_SHIFT + 0U)),
`kMU_Rx0FullInterruptEnable` = (1U << (MU_CR_RIEEn_SHIFT + 3U)),
`kMU_Rx1FullInterruptEnable` = (1U << (MU_CR_RIEEn_SHIFT + 2U)),
`kMU_Rx2FullInterruptEnable` = (1U << (MU_CR_RIEEn_SHIFT + 1U)),
`kMU_Rx3FullInterruptEnable` = (1U << (MU_CR_RIEEn_SHIFT + 0U)),
`kMU_GenInt0InterruptEnable` = (1U << (MU_CR_GIEEn_SHIFT + 3U)),
`kMU_GenInt1InterruptEnable` = (1U << (MU_CR_GIEEn_SHIFT + 2U)),
`kMU_GenInt2InterruptEnable` = (1U << (MU_CR_GIEEn_SHIFT + 1U)),
`kMU_GenInt3InterruptEnable` = (1U << (MU_CR_GIEEn_SHIFT + 0U)) }
MU interrupt source to enable.
- enum `_mu_interrupt_trigger` {
`kMU_NmiInterruptTrigger` = MU_CR_NMI_MASK,
`kMU_GenInt0InterruptTrigger` = (1U << (MU_CR_GIRn_SHIFT + 3U)),
`kMU_GenInt1InterruptTrigger` = (1U << (MU_CR_GIRn_SHIFT + 2U)),
`kMU_GenInt2InterruptTrigger` = (1U << (MU_CR_GIRn_SHIFT + 1U)),
`kMU_GenInt3InterruptTrigger` = (1U << (MU_CR_GIRn_SHIFT + 0U)) }
MU interrupt that could be triggered to the other core.

Driver version

- #define `FSL_MU_DRIVER_VERSION` (MAKE_VERSION(2, 0, 2))
MU driver version 2.0.2.

Function description

MU initialization.

- void [MU_Init](#) (MU_Type *base)
Initializes the MU module.
- void [MU_Deinit](#) (MU_Type *base)
De-initializes the MU module.

MU Message

- static void [MU_SendMsgNonBlocking](#) (MU_Type *base, uint32_t regIndex, uint32_t msg)
Writes a message to the TX register.
- void [MU_SendMsg](#) (MU_Type *base, uint32_t regIndex, uint32_t msg)
Blocks to send a message.
- static uint32_t [MU_ReceiveMsgNonBlocking](#) (MU_Type *base, uint32_t regIndex)
Reads a message from the RX register.
- uint32_t [MU_ReceiveMsg](#) (MU_Type *base, uint32_t regIndex)
Blocks to receive a message.

MU Flags

- static void [MU_SetFlagsNonBlocking](#) (MU_Type *base, uint32_t flags)
Sets the 3-bit MU flags reflect on the other MU side.
- void [MU_SetFlags](#) (MU_Type *base, uint32_t flags)
Blocks setting the 3-bit MU flags reflect on the other MU side.
- static uint32_t [MU_GetFlags](#) (MU_Type *base)
Gets the current value of the 3-bit MU flags set by the other side.

Status and Interrupt.

- static uint32_t [MU_GetStatusFlags](#) (MU_Type *base)
Gets the MU status flags.
- static void [MU_ClearStatusFlags](#) (MU_Type *base, uint32_t mask)
Clears the specific MU status flags.
- static void [MU_EnableInterrupts](#) (MU_Type *base, uint32_t mask)
Enables the specific MU interrupts.
- static void [MU_DisableInterrupts](#) (MU_Type *base, uint32_t mask)
Disables the specific MU interrupts.
- status_t [MU_TriggerInterrupts](#) (MU_Type *base, uint32_t mask)
Triggers interrupts to the other core.
- static void [MU_ClearNmi](#) (MU_Type *base)
Clear non-maskable interrupt (NMI) sent by the other core.

MU misc functions

- void [MU_BootCoreB](#) (MU_Type *base, mu_core_boot_mode_t mode)
Boots the core at B side.
- static void [MU_HoldCoreBReset](#) (MU_Type *base)
Holds the core reset of B side.
- void [MU_BootOtherCore](#) (MU_Type *base, mu_core_boot_mode_t mode)
Boots the other core.
- static void [MU_HoldOtherCoreReset](#) (MU_Type *base)

- Holds the other core reset.*
- static void [MU_ResetBothSides](#) (MU_Type *base)
Resets the MU for both A side and B side.
- void [MU_HardwareResetOtherCore](#) (MU_Type *base, bool waitReset, bool holdReset, mu_core_-boot_mode_t bootMode)
Hardware reset the other core.
- static void [MU_SetClockOnOtherCoreEnable](#) (MU_Type *base, bool enable)
Enables or disables the clock on the other core.
- static mu_power_mode_t [MU_GetOtherCorePowerMode](#) (MU_Type *base)
Gets the power mode of the other core.

12.3 Macro Definition Documentation

12.3.1 #define FSL_MU_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))

12.4 Enumeration Type Documentation

12.4.1 enum _mu_status_flags

Enumerator

kMU_Tx0EmptyFlag TX0 empty.
kMU_Tx1EmptyFlag TX1 empty.
kMU_Tx2EmptyFlag TX2 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Rx0FullFlag RX0 full.
kMU_Rx1FullFlag RX1 full.
kMU_Rx2FullFlag RX2 full.
kMU_Rx3FullFlag RX3 full.
kMU_GenInt0Flag General purpose interrupt 0 pending.
kMU_GenInt1Flag General purpose interrupt 0 pending.
kMU_GenInt2Flag General purpose interrupt 0 pending.
kMU_GenInt3Flag General purpose interrupt 0 pending.
kMU_EventPendingFlag MU event pending.
kMU_FlagsUpdatingFlag MU flags update is on-going.

12.4.2 enum _mu_interrupt_enable

Enumerator

kMU_Tx0EmptyInterruptEnable TX0 empty.
kMU_Tx1EmptyInterruptEnable TX1 empty.
kMU_Tx2EmptyInterruptEnable TX2 empty.
kMU_Tx3EmptyInterruptEnable TX3 empty.
kMU_Rx0FullInterruptEnable RX0 full.
kMU_Rx1FullInterruptEnable RX1 full.

Function Documentation

kMU_Rx2FullInterruptEnable RX2 full.
kMU_Rx3FullInterruptEnable RX3 full.
kMU_GenInt0InterruptEnable General purpose interrupt 0.
kMU_GenInt1InterruptEnable General purpose interrupt 1.
kMU_GenInt2InterruptEnable General purpose interrupt 2.
kMU_GenInt3InterruptEnable General purpose interrupt 3.

12.4.3 enum _mu_interrupt_trigger

Enumerator

kMU_NmiInterruptTrigger NMI interrupt.
kMU_GenInt0InterruptTrigger General purpose interrupt 0.
kMU_GenInt1InterruptTrigger General purpose interrupt 1.
kMU_GenInt2InterruptTrigger General purpose interrupt 2.
kMU_GenInt3InterruptTrigger General purpose interrupt 3.

12.5 Function Documentation

12.5.1 void MU_Init (MU_Type * *base*)

This function enables the MU clock only.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

12.5.2 void MU_Deinit (MU_Type * *base*)

This function disables the MU clock only.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

12.5.3 static void MU_SendMsgNonBlocking (MU_Type * *base*, uint32_t *regIndex*, uint32_t *msg*) [inline], [static]

This function writes a message to the specific TX register. It does not check whether the TX register is empty or not. The upper layer should make sure the TX register is empty before calling this function. This function can be used in ISR for better performance.

```

* while (!(kMU_Tx0EmptyFlag & MU_GetStatusFlags(base))) { } // Wait for
    TX0 register empty.
* MU_SendMsgNonBlocking(base, 0U, MSG_VAL); // Write message to the TX0 register.
*

```

Parameters

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	TX register index.
<i>msg</i>	Message to send.

12.5.4 void MU_SendMsg (MU_Type * *base*, uint32_t *regIndex*, uint32_t *msg*)

This function waits until the TX register is empty and sends the message.

Parameters

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	TX register index.
<i>msg</i>	Message to send.

12.5.5 static uint32_t MU_ReceiveMsgNonBlocking (MU_Type * *base*, uint32_t *regIndex*) [inline], [static]

This function reads a message from the specific RX register. It does not check whether the RX register is full or not. The upper layer should make sure the RX register is full before calling this function. This function can be used in ISR for better performance.

```

* uint32_t msg;
* while (!(kMU_Rx0FullFlag & MU_GetStatusFlags(base)))
* {
* } // Wait for the RX0 register full.
*
* msg = MU_ReceiveMsgNonBlocking(base, 0U); // Read message from RX0 register.
*

```

Parameters

Function Documentation

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	TX register index.

Returns

The received message.

12.5.6 uint32_t MU_ReceiveMsg (MU_Type * *base*, uint32_t *regIndex*)

This function waits until the RX register is full and receives the message.

Parameters

<i>base</i>	MU peripheral base address.
<i>regIndex</i>	RX register index.

Returns

The received message.

12.5.7 static void MU_SetFlagsNonBlocking (MU_Type * *base*, uint32_t *flags*) [inline], [static]

This function sets the 3-bit MU flags directly. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. The upper layer should make sure the status flag kMU_FlagsUpdatingFlag is cleared before calling this function.

```
* while (kMU_FlagsUpdatingFlag & MU_GetStatusFlags(base))
* {
* } // Wait for previous MU flags updating.
*
* MU_SetFlagsNonBlocking(base, 0U); // Set the mU flags.
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>flags</i>	The 3-bit MU flags to set.

12.5.8 void MU_SetFlags (MU_Type * *base*, uint32_t *flags*)

This function blocks setting the 3-bit MU flags. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. This function waits for the MU status flag kMU_FlagsUpdatingFlag cleared and sets the 3-bit MU flags.

Parameters

<i>base</i>	MU peripheral base address.
<i>flags</i>	The 3-bit MU flags to set.

12.5.9 static uint32_t MU_GetFlags (MU_Type * *base*) [inline], [static]

This functions gets the current 3-bit MU flags on the current side.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Returns

flags Current value of the 3-bit flags.

12.5.10 static uint32_t MU_GetStatusFlags (MU_Type * *base*) [inline], [static]

This function returns the bit mask of the MU status flags. See _mu_status_flags.

```
* uint32_t flags;
* flags = MU_GetStatusFlags(base); // Get all status flags.
* if (kMU_Tx0EmptyFlag & flags)
* {
*     // The TX0 register is empty. Message can be sent.
*     MU_SendMsgNonBlocking(base, 0U, MSG0_VAL);
* }
* if (kMU_Tx1EmptyFlag & flags)
* {
```

Function Documentation

```
* // The TX1 register is empty. Message can be sent.
* MU_SendMsgNonBlocking(base, 1U, MSG1_VAL);
* }
*
```

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Returns

Bit mask of the MU status flags, see `_mu_status_flags`.

12.5.11 static void MU_ClearStatusFlags (MU_Type * *base*, uint32_t *mask*) [inline], [static]

This function clears the specific MU status flags. The flags to clear should be passed in as bit mask. See `_mu_status_flags`.

```
* //Clear general interrupt 0 and general interrupt 1 pending flags.
* MU_ClearStatusFlags(base, kMU_GenInt0Flag |
*   kMU_GenInt1Flag);
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>mask</i>	Bit mask of the MU status flags. See <code>_mu_status_flags</code> . The following flags are cleared by hardware, this function could not clear them. <ul style="list-style-type: none">• kMU_Tx0EmptyFlag• kMU_Tx1EmptyFlag• kMU_Tx2EmptyFlag• kMU_Tx3EmptyFlag• kMU_Rx0FullFlag• kMU_Rx1FullFlag• kMU_Rx2FullFlag• kMU_Rx3FullFlag• kMU_EventPendingFlag• kMU_FlagsUpdatingFlag• kMU_OtherSideInResetFlag

12.5.12 static void MU_EnableInterrupts (MU_Type * *base*, uint32_t *mask*) [inline], [static]

This function enables the specific MU interrupts. The interrupts to enable should be passed in as bit mask. See `_mu_interrupt_enable`.

```
* // Enable general interrupt 0 and TX0 empty interrupt.
* MU_EnableInterrupts(base, kMU_GenInt0InterruptEnable |
*   kMU_Tx0EmptyInterruptEnable);
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>mask</i>	Bit mask of the MU interrupts. See <code>_mu_interrupt_enable</code> .

12.5.13 static void MU_DisableInterrupts (MU_Type * *base*, uint32_t *mask*) [inline], [static]

This function disables the specific MU interrupts. The interrupts to disable should be passed in as bit mask. See `_mu_interrupt_enable`.

```
* // Disable general interrupt 0 and TX0 empty interrupt.
* MU_DisableInterrupts(base, kMU_GenInt0InterruptEnable |
*   kMU_Tx0EmptyInterruptEnable);
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>mask</i>	Bit mask of the MU interrupts. See <code>_mu_interrupt_enable</code> .

12.5.14 status_t MU_TriggerInterrupts (MU_Type * *base*, uint32_t *mask*)

This function triggers the specific interrupts to the other core. The interrupts to trigger are passed in as bit mask. See `_mu_interrupt_trigger`. The MU should not trigger an interrupt to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

```
* if (kStatus_Success != MU_TriggerInterrupts(base,
*   kMU_GenInt0InterruptTrigger |
*   kMU_GenInt2InterruptTrigger))
* {
*   // Previous general purpose interrupt 0 or general purpose interrupt 2
*   // has not been processed by the other core.
* }
*
```

Function Documentation

Parameters

<i>base</i>	MU peripheral base address.
<i>mask</i>	Bit mask of the interrupts to trigger. See <code>_mu_interrupt_trigger</code> .

Return values

<i>kStatus_Success</i>	Interrupts have been triggered successfully.
<i>kStatus_Fail</i>	Previous interrupts have not been accepted.

12.5.15 `static void MU_ClearNmi (MU_Type * base) [inline], [static]`

This functions clears non-maskable interrupt (NMI) sent by the other core.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

12.5.16 `void MU_BootCoreB (MU_Type * base, mu_core_boot_mode_t mode)`

This function sets the B side core's boot configuration and releases the core from reset.

Parameters

<i>base</i>	MU peripheral base address.
<i>mode</i>	Core B boot mode.

Note

Only MU side A can use this function.

12.5.17 `static void MU_HoldCoreBReset (MU_Type * base) [inline], [static]`

This function causes the core of B side to be held in reset following any reset event.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Note

Only A side could call this function.

12.5.18 void MU_BootOtherCore (MU_Type * *base*, mu_core_boot_mode_t *mode*)

This function boots the other core with a boot configuration.

Parameters

<i>base</i>	MU peripheral base address.
<i>mode</i>	The other core boot mode.

12.5.19 static void MU_HoldOtherCoreReset (MU_Type * *base*) [inline], [static]

This function causes the other core to be held in reset following any reset event.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

12.5.20 static void MU_ResetBothSides (MU_Type * *base*) [inline], [static]

This function resets the MU for both A side and B side. Before reset, it is recommended to interrupt processor B, because this function may affect the ongoing processor B programs.

Parameters

Function Documentation

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Note

For some platforms, only MU side A could use this function, check reference manual for details.

12.5.21 void MU_HardwareResetOtherCore (MU_Type * *base*, bool *waitReset*, bool *holdReset*, mu_core_boot_mode_t *bootMode*)

This function resets the other core, the other core could mask the hardware reset by calling MU_MaskHardwareReset. The hardware reset mask feature is only available for some platforms. This function could be used together with MU_BootOtherCore to control the other core reset workflow.

Example 1: Reset the other core, and no hold reset

```
* MU_HardwareResetOtherCore(MU_A, true, false, bootMode);  
*
```

In this example, the core at MU side B will reset with the specified boot mode.

Example 2: Reset the other core and hold it, then boot the other core later.

```
* // Here the other core enters reset, and the reset is hold  
* MU_HardwareResetOtherCore(MU_A, true, true, modeDontCare);  
* // Current core boot the other core when necessary.  
* MU_BootOtherCore(MU_A, bootMode);  
*
```

Parameters

<i>base</i>	MU peripheral base address.
<i>waitReset</i>	Wait the other core enters reset. <ul style="list-style-type: none">• true: Wait until the other core enters reset, if the other core has masked the hardware reset, then this function will be blocked.• false: Don't wait the reset.

<i>holdReset</i>	Hold the other core reset or not. <ul style="list-style-type: none"> • true: Hold the other core in reset, this function returns directly when the other core enters reset. • false: Don't hold the other core in reset, this function waits until the other core out of reset.
<i>bootMode</i>	Boot mode of the other core, if <i>holdReset</i> is true, this parameter is useless.

12.5.22 static void MU_SetClockOnOtherCoreEnable (MU_Type * *base*, bool *enable*) [inline], [static]

This function enables or disables the platform clock on the other core when that core enters a stop mode. If disabled, the platform clock for the other core is disabled when it enters stop mode. If enabled, the platform clock keeps running on the other core in stop mode, until this core also enters stop mode.

Parameters

<i>base</i>	MU peripheral base address.
<i>enable</i>	Enable or disable the clock on the other core.

12.5.23 static mu_power_mode_t MU_GetOtherCorePowerMode (MU_Type * *base*) [inline], [static]

This function gets the power mode of the other core.

Parameters

<i>base</i>	MU peripheral base address.
-------------	-----------------------------

Returns

Power mode of the other core.

Chapter 13

RDC: Resource Domain Controller

13.1 Overview

The MCUXpresso SDK provides a driver for the RDC module of MCUXpresso SDK devices.

The Resource Domain Controller (RDC) provides robust support for the isolation of destination memory mapped locations such as peripherals and memory to a single core, a bus master, or set of cores and bus masters.

The RDC driver should be used together with the RDC_SEMA42 driver.

Data Structures

- struct [rdc_hardware_config_t](#)
RDC hardware configuration. [More...](#)
- struct [rdc_domain_assignment_t](#)
Master domain assignment. [More...](#)
- struct [rdc_periph_access_config_t](#)
Peripheral domain access permission configuration. [More...](#)
- struct [rdc_mem_access_config_t](#)
Memory region domain access control configuration. [More...](#)
- struct [rdc_mem_status_t](#)
Memory region access violation status. [More...](#)

Macros

- #define [FSL_RDC_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 0))
Version 2.0.0.

Enumerations

- enum [_rdc_interrupts](#) { [kRDC_RestoreCompleteInterrupt](#) = RDC_INTCTRL_RCI_EN_MASK }
- enum [_rdc_flags](#) { [kRDC_PowerDownDomainOn](#) = RDC_STAT_PDS_MASK }
- enum [_rdc_access_policy](#) {
[kRDC_NoAccess](#) = 0,
[kRDC_WriteOnly](#) = 1,
[kRDC_ReadOnly](#) = 2,
[kRDC_ReadWrite](#) = 3 }
Access permission policy.

Functions

- void [RDC_Init](#) (RDC_Type *base)

Overview

- Initializes the RDC module.*
- void [RDC_Deinit](#) (RDC_Type *base)
De-initializes the RDC module.
- static void [RDC_GetHardwareConfig](#) (RDC_Type *base, [rdc_hardware_config_t](#) *config)
Gets the RDC hardware configuration.
- static void [RDC_EnableInterrupts](#) (RDC_Type *base, uint32_t mask)
Enable interrupts.
- static void [RDC_DisableInterrupts](#) (RDC_Type *base, uint32_t mask)
Disable interrupts.
- static uint32_t [RDC_GetInterruptStatus](#) (RDC_Type *base)
Get the interrupt pending status.
- static void [RDC_ClearInterruptStatus](#) (RDC_Type *base, uint32_t mask)
Clear interrupt pending status.
- static uint32_t [RDC_GetStatus](#) (RDC_Type *base)
Get RDC status.
- static void [RDC_ClearStatus](#) (RDC_Type *base, uint32_t mask)
Clear RDC status.
- static void [RDC_SetMasterDomainAssignment](#) (RDC_Type *base, [rdc_master_t](#) master, const [rdc_domain_assignment_t](#) *assignment)
Set master domain assignment.
- static void [RDC_GetDefaultMasterDomainAssignment](#) ([rdc_domain_assignment_t](#) *assignment)
Get default master domain assignment.
- static void [RDC_LockMasterDomainAssignment](#) (RDC_Type *base, [rdc_master_t](#) master)
Lock master domain assignment.
- void [RDC_SetPeriphAccessConfig](#) (RDC_Type *base, const [rdc_periph_access_config_t](#) *config)
Set peripheral access policy.
- void [RDC_GetDefaultPeriphAccessConfig](#) ([rdc_periph_access_config_t](#) *config)
Get default peripheral access policy.
- static void [RDC_LockPeriphAccessConfig](#) (RDC_Type *base, [rdc_periph_t](#) periph)
Lock peripheral access policy configuration.
- void [RDC_SetMemAccessConfig](#) (RDC_Type *base, const [rdc_mem_access_config_t](#) *config)
Set memory region access policy.
- void [RDC_GetDefaultMemAccessConfig](#) ([rdc_mem_access_config_t](#) *config)
Get default memory region access policy.
- static void [RDC_LockMemAccessConfig](#) (RDC_Type *base, [rdc_mem_t](#) mem)
Lock memory access policy configuration.
- static void [RDC_SetMemAccessValid](#) (RDC_Type *base, [rdc_mem_t](#) mem, bool valid)
Enable or disable memory access policy configuration.
- void [RDC_GetMemViolationStatus](#) (RDC_Type *base, [rdc_mem_t](#) mem, [rdc_mem_status_t](#) *status)
Get the memory region violation status.
- static void [RDC_ClearMemViolationFlag](#) (RDC_Type *base, [rdc_mem_t](#) mem)
Clear the memory region violation flag.
- static uint8_t [RDC_GetCurrentMasterDomainId](#) (RDC_Type *base)
Gets the domain ID of the current bus master.

13.2 Data Structure Documentation

13.2.1 struct rdc_hardware_config_t

Data Fields

- uint32_t [domainNumber](#): 4
Number of domains.
- uint32_t [masterNumber](#): 8
Number of bus masters.
- uint32_t [periphNumber](#): 8
Number of peripherals.
- uint32_t [memNumber](#): 8
Number of memory regions.

13.2.1.0.0.10 Field Documentation

13.2.1.0.0.10.1 uint32_t rdc_hardware_config_t::domainNumber

13.2.1.0.0.10.2 uint32_t rdc_hardware_config_t::masterNumber

13.2.1.0.0.10.3 uint32_t rdc_hardware_config_t::periphNumber

13.2.1.0.0.10.4 uint32_t rdc_hardware_config_t::memNumber

13.2.2 struct rdc_domain_assignment_t

Data Fields

- uint32_t [domainId](#): 2U
Domain ID.
- uint32_t [__pad0__](#): 29U
Reserved.
- uint32_t [lock](#): 1U
Lock the domain assignment.

13.2.2.0.0.11 Field Documentation

13.2.2.0.0.11.1 uint32_t rdc_domain_assignment_t::domainId

13.2.2.0.0.11.2 uint32_t rdc_domain_assignment_t::__pad0__

13.2.2.0.0.11.3 uint32_t rdc_domain_assignment_t::lock

13.2.3 struct rdc_periph_access_config_t

Data Fields

- rdc_periph_t [periph](#)

Data Structure Documentation

- *Peripheral name.*
• bool [lock](#)
Lock the permission until reset.
- bool [enableSema](#)
Enable semaphore or not, when enabled, master should call [RDC_SEMA42_Lock](#) to lock the semaphore gate accordingly before access the peripheral.
- uint16_t [policy](#)
Access policy.

13.2.3.0.0.12 Field Documentation

13.2.3.0.0.12.1 `rdc_periph_t rdc_periph_access_config_t::periph`

13.2.3.0.0.12.2 `bool rdc_periph_access_config_t::lock`

13.2.3.0.0.12.3 `bool rdc_periph_access_config_t::enableSema`

13.2.3.0.0.12.4 `uint16_t rdc_periph_access_config_t::policy`

13.2.4 `struct rdc_mem_access_config_t`

Note that when setting the [baseAddress](#) and [endAddress](#), should be aligned to the region resolution, see `rdc_mem_t` definitions.

Data Fields

- `rdc_mem_t` [mem](#)
Memory region descriptor name.
- bool [lock](#)
Lock the configuration.
- uint32_t [baseAddress](#)
Start address of the memory region.
- uint32_t [endAddress](#)
End address of the memory region.
- uint16_t [policy](#)
Access policy.

13.2.4.0.0.13 Field Documentation

- 13.2.4.0.0.13.1 `rdc_mem_t rdc_mem_access_config_t::mem`
- 13.2.4.0.0.13.2 `bool rdc_mem_access_config_t::lock`
- 13.2.4.0.0.13.3 `uint32_t rdc_mem_access_config_t::baseAddress`
- 13.2.4.0.0.13.4 `uint32_t rdc_mem_access_config_t::endAddress`
- 13.2.4.0.0.13.5 `uint16_t rdc_mem_access_config_t::policy`

13.2.5 struct `rdc_mem_status_t`

Data Fields

- `bool hasViolation`
Violating happens or not.
- `uint8_t domainID`
Violating Domain ID.
- `uint32_t address`
Violating Address.

13.2.5.0.0.14 Field Documentation

- 13.2.5.0.0.14.1 `bool rdc_mem_status_t::hasViolation`
- 13.2.5.0.0.14.2 `uint8_t rdc_mem_status_t::domainID`
- 13.2.5.0.0.14.3 `uint32_t rdc_mem_status_t::address`

13.3 Macro Definition Documentation

13.3.1 `#define FSL_RDC_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))`

13.4 Enumeration Type Documentation

13.4.1 enum `_rdc_interrupts`

Enumerator

kRDC_RestoreCompleteInterrupt Interrupt generated when the RDC has completed restoring state to a recently re-powered memory regions.

Function Documentation

13.4.2 enum _rdc_flags

Enumerator

kRDC_PowerDownDomainOn Power down domain is ON.

13.4.3 enum _rdc_access_policy

Enumerator

kRDC_NoAccess Could not read or write.

kRDC_WriteOnly Write only.

kRDC_ReadOnly Read only.

kRDC_ReadWrite Read and write.

13.5 Function Documentation

13.5.1 void RDC_Init (RDC_Type * *base*)

This function enables the RDC clock.

Parameters

<i>base</i>	RDC peripheral base address.
-------------	------------------------------

13.5.2 void RDC_Deinit (RDC_Type * *base*)

This function disables the RDC clock.

Parameters

<i>base</i>	RDC peripheral base address.
-------------	------------------------------

13.5.3 static void RDC_GetHardwareConfig (RDC_Type * *base*, rdc_hardware_config_t * *config*) [inline], [static]

This function gets the RDC hardware configurations, including number of bus masters, number of domains, number of memory regions and number of peripherals.

Parameters

<i>base</i>	RDC peripheral base address.
<i>config</i>	Pointer to the structure to get the configuration.

13.5.4 static void RDC_EnableInterrupts (RDC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
<i>mask</i>	Interrupts to enable, it is OR'ed value of enum _rdc_interrupts .

13.5.5 static void RDC_DisableInterrupts (RDC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
<i>mask</i>	Interrupts to disable, it is OR'ed value of enum _rdc_interrupts .

13.5.6 static uint32_t RDC_GetInterruptStatus (RDC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
-------------	------------------------------

Returns

Interrupts pending status, it is OR'ed value of enum [_rdc_interrupts](#).

13.5.7 static void RDC_ClearInterruptStatus (RDC_Type * *base*, uint32_t *mask*) [inline], [static]

Function Documentation

Parameters

<i>base</i>	RDC peripheral base address.
<i>mask</i>	Status to clear, it is OR'ed value of enum _rdc_interrupts .

13.5.8 static uint32_t RDC_GetStatus (RDC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
-------------	------------------------------

Returns

mask RDC status, it is OR'ed value of enum [_rdc_flags](#).

13.5.9 static void RDC_ClearStatus (RDC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
<i>mask</i>	RDC status to clear, it is OR'ed value of enum _rdc_flags .

13.5.10 static void RDC_SetMasterDomainAssignment (RDC_Type * *base*, rdc_master_t *master*, const rdc_domain_assignment_t * *assignment*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
<i>master</i>	Which master to set.

<i>assignment</i>	Pointer to the assignment.
-------------------	----------------------------

13.5.11 static void RDC_GetDefaultMasterDomainAssignment (rdc_domain_assignment_t * *assignment*) [inline], [static]

The default configuration is:

```
assignment->domainId = 0U;
assignment->lock = 0U;
```

Parameters

<i>assignment</i>	Pointer to the assignment.
-------------------	----------------------------

13.5.12 static void RDC_LockMasterDomainAssignment (RDC_Type * *base*, rdc_master_t *master*) [inline], [static]

Once locked, it could not be unlocked until next reset.

Parameters

<i>base</i>	RDC peripheral base address.
<i>master</i>	Which master to lock.

13.5.13 void RDC_SetPeriphAccessConfig (RDC_Type * *base*, const rdc_periph_access_config_t * *config*)

Parameters

<i>base</i>	RDC peripheral base address.
<i>config</i>	Pointer to the policy configuration.

13.5.14 void RDC_GetDefaultPeriphAccessConfig (rdc_periph_access_config_t * *config*)

The default configuration is:

Function Documentation

```
config->lock = false;
config->enableSema = false;
config->policy = RDC_ACCESS_POLICY(0, kRDC_ReadWrite) |
                RDC_ACCESS_POLICY(1, kRDC_ReadWrite) |
                RDC_ACCESS_POLICY(2, kRDC_ReadWrite) |
                RDC_ACCESS_POLICY(3, kRDC_ReadWrite);
```

Parameters

<i>config</i>	Pointer to the policy configuration.
---------------	--------------------------------------

13.5.15 static void RDC_LockPeriphAccessConfig (RDC_Type * *base*, rdc_periph_t *periph*) [inline], [static]

Once locked, it could not be unlocked until reset.

Parameters

<i>base</i>	RDC peripheral base address.
<i>periph</i>	Which peripheral to lock.

13.5.16 void RDC_SetMemAccessConfig (RDC_Type * *base*, const rdc_mem_access_config_t * *config*)

Note that when setting the baseAddress and endAddress in *config*, should be aligned to the region resolution, see *rdc_mem_t* definitions.

Parameters

<i>base</i>	RDC peripheral base address.
<i>config</i>	Pointer to the policy configuration.

13.5.17 void RDC_GetDefaultMemAccessConfig (rdc_mem_access_config_t * *config*)

The default configuration is:

```
config->lock = false;
config->baseAddress = 0;
config->endAddress = 0;
config->policy = RDC_ACCESS_POLICY(0, kRDC_ReadWrite) |
                RDC_ACCESS_POLICY(1, kRDC_ReadWrite) |
                RDC_ACCESS_POLICY(2, kRDC_ReadWrite) |
                RDC_ACCESS_POLICY(3, kRDC_ReadWrite);
```

Parameters

<i>config</i>	Pointer to the policy configuration.
---------------	--------------------------------------

13.5.18 static void RDC_LockMemAccessConfig (RDC_Type * *base*, rdc_mem_t *mem*) [inline], [static]

Once locked, it could not be unlocked until reset. After locked, you can only call [RDC_SetMemAccessValid](#) to enable the configuration, but can not disable it or change other settings.

Parameters

<i>base</i>	RDC peripheral base address.
<i>mem</i>	Which memory region to lock.

13.5.19 static void RDC_SetMemAccessValid (RDC_Type * *base*, rdc_mem_t *mem*, bool *valid*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
<i>mem</i>	Which memory region to operate.
<i>valid</i>	Pass in true to valid, false to invalid.

13.5.20 void RDC_GetMemViolationStatus (RDC_Type * *base*, rdc_mem_t *mem*, rdc_mem_status_t * *status*)

The first access violation is captured. Subsequent violations are ignored until the status register is cleared. Contents are cleared upon reading the register. Clearing of contents occurs only when the status is read by the memory region's associated domain ID(s).

Parameters

<i>base</i>	RDC peripheral base address.
-------------	------------------------------

Function Documentation

<i>mem</i>	Which memory region to get.
<i>status</i>	The returned status.

13.5.21 static void RDC_ClearMemViolationFlag (RDC_Type * *base*, rdc_mem_t *mem*) [inline], [static]

Parameters

<i>base</i>	RDC peripheral base address.
<i>mem</i>	Which memory region to clear.

13.5.22 static uint8_t RDC_GetCurrentMasterDomainId (RDC_Type * *base*) [inline], [static]

This function returns the domain ID of the current bus master.

Parameters

<i>base</i>	RDC peripheral base address.
-------------	------------------------------

Returns

Domain ID of current bus master.

Chapter 14

RDC_SEMA42: Hardware Semaphores Driver

14.1 Overview

The MCUXpresso SDK provides a driver for the RDC_SEMA42 module of MCUXpresso SDK devices.

The RDC_SEMA42 driver should be used together with RDC driver.

Before using the RDC_SEMA42, call the [RDC_SEMA42_Init\(\)](#) function to initialize the module. Note that this function only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either the [RDC_SEMA42_ResetGate\(\)](#) or [RDC_SEMA42_ResetAllGates\(\)](#) functions. The function [RDC_SEMA42_Deinit\(\)](#) deinitializes the RDC_SEMA42.

The RDC_SEMA42 provides two functions to lock the RDC_SEMA42 gate. The function [RDC_SEMA42_TryLock\(\)](#) tries to lock the gate. If the gate has been locked by another processor, this function returns an error immediately. The function [RDC_SEMA42_Lock\(\)](#) is a blocking method, which waits until the gate is free and locks it.

The [RDC_SEMA42_Unlock\(\)](#) unlocks the RDC_SEMA42 gate. The gate can only be unlocked by the processor which locked it. If the gate is not locked by the current processor, this function takes no effect. The function [RDC_SEMA42_GetGateStatus\(\)](#) returns a status whether the gate is unlocked and which processor locks the gate. The function [RDC_SEMA42_GetLockDomainID\(\)](#) returns the ID of the domain which has locked the gate.

The RDC_SEMA42 gate can be reset to unlock forcefully. The function [RDC_SEMA42_ResetGate\(\)](#) resets a specific gate. The function [RDC_SEMA42_ResetAllGates\(\)](#) resets all gates.

Macros

- #define [RDC_SEMA42_GATE_NUM_RESET_ALL](#) (64U)
The number to reset all RDC_SEMA42 gates.
- #define [RDC_SEMA42_GATEn](#)(base, n) (*(&((base)->GATE0) + (n)))
RDC_SEMA42 gate n register address.
- #define [RDC_SEMA42_GATE_COUNT](#) (64U)
RDC_SEMA42 gate count.

Functions

- void [RDC_SEMA42_Init](#) (RDC_SEMAPHORE_Type *base)
Initializes the RDC_SEMA42 module.
- void [RDC_SEMA42_Deinit](#) (RDC_SEMAPHORE_Type *base)
De-initializes the RDC_SEMA42 module.
- status_t [RDC_SEMA42_TryLock](#) (RDC_SEMAPHORE_Type *base, uint8_t gateNum, uint8_t masterIndex, uint8_t domainId)
Tries to lock the RDC_SEMA42 gate.

Function Documentation

- void [RDC_SEMA42_Lock](#) (RDC_SEMAPHORE_Type *base, uint8_t gateNum, uint8_t masterIndex, uint8_t domainId)
Locks the RDC_SEMA42 gate.
- static void [RDC_SEMA42_Unlock](#) (RDC_SEMAPHORE_Type *base, uint8_t gateNum)
Unlocks the RDC_SEMA42 gate.
- static int32_t [RDC_SEMA42_GetLockMasterIndex](#) (RDC_SEMAPHORE_Type *base, uint8_t gateNum)
Gets which master has currently locked the gate.
- int32_t [RDC_SEMA42_GetLockDomainID](#) (RDC_SEMAPHORE_Type *base, uint8_t gateNum)
Gets which domain has currently locked the gate.
- status_t [RDC_SEMA42_ResetGate](#) (RDC_SEMAPHORE_Type *base, uint8_t gateNum)
Resets the RDC_SEMA42 gate to an unlocked status.
- static status_t [RDC_SEMA42_ResetAllGates](#) (RDC_SEMAPHORE_Type *base)
Resets all RDC_SEMA42 gates to an unlocked status.

Driver version

- #define [FSL_RDC_SEMA42_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 0))
RDC_SEMA42 driver version.

14.2 Macro Definition Documentation

14.2.1 #define RDC_SEMA42_GATE_NUM_RESET_ALL (64U)

14.2.2 #define RDC_SEMA42_GATEn(base, n) (*(&((base)->GATE0) + (n)))

14.2.3 #define RDC_SEMA42_GATE_COUNT (64U)

14.3 Function Documentation

14.3.1 void RDC_SEMA42_Init (RDC_SEMAPHORE_Type * base)

This function initializes the RDC_SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either RDC_SEMA42_ResetGate or RDC_SEMA42_ResetAllGates function.

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
-------------	-------------------------------------

14.3.2 void RDC_SEMA42_Deinit (RDC_SEMAPHORE_Type * base)

This function de-initializes the RDC_SEMA42 module. It only disables the clock.

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
-------------	-------------------------------------

14.3.3 **status_t RDC_SEMA42_TryLock (RDC_SEMAPHORE_Type * *base*, uint8_t *gateNum*, uint8_t *masterIndex*, uint8_t *domainId*)**

This function tries to lock the specific RDC_SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
<i>gateNum</i>	Gate number to lock.
<i>masterIndex</i>	Current processor master index.
<i>domainId</i>	Current processor domain ID.

Return values

<i>kStatus_Success</i>	Lock the sema42 gate successfully.
<i>kStatus_Failed</i>	Sema42 gate has been locked by another processor.

14.3.4 **void RDC_SEMA42_Lock (RDC_SEMAPHORE_Type * *base*, uint8_t *gateNum*, uint8_t *masterIndex*, uint8_t *domainId*)**

This function locks the specific RDC_SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
<i>gateNum</i>	Gate number to lock.
<i>masterIndex</i>	Current processor master index.
<i>domainId</i>	Current processor domain ID.

Function Documentation

14.3.5 static void RDC_SEMA42_Unlock (RDC_SEMAPHORE_Type * *base*, uint8_t *gateNum*) [inline], [static]

This function unlocks the specific RDC_SEMA42 gate. It only writes unlock value to the RDC_SEMA42 gate register. However, it does not check whether the RDC_SEMA42 gate is locked by the current processor or not. As a result, if the RDC_SEMA42 gate is not locked by the current processor, this function has no effect.

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
<i>gateNum</i>	Gate number to unlock.

14.3.6 static int32_t RDC_SEMA42_GetLockMasterIndex (RDC_SEMAPHORE_Type * *base*, uint8_t *gateNum*) [inline], [static]

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
<i>gateNum</i>	Gate number.

Returns

Return -1 if the gate is not locked by any master, otherwise return the master index.

14.3.7 int32_t RDC_SEMA42_GetLockDomainID (RDC_SEMAPHORE_Type * *base*, uint8_t *gateNum*)

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
<i>gateNum</i>	Gate number.

Returns

Return -1 if the gate is not locked by any domain, otherwise return the domain ID.

14.3.8 `status_t RDC_SEMA42_ResetGate (RDC_SEMAPHORE_Type * base, uint8_t gateNum)`

This function resets a RDC_SEMA42 gate to an unlocked status.

Function Documentation

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
<i>gateNum</i>	Gate number.

Return values

<i>kStatus_Success</i>	RDC_SEMA42 gate is reset successfully.
<i>kStatus_Failed</i>	Some other reset process is ongoing.

14.3.9 static status_t RDC_SEMA42_ResetAllGates (RDC_SEMAPHORE_Type * *base*) [inline], [static]

This function resets all RDC_SEMA42 gate to an unlocked status.

Parameters

<i>base</i>	RDC_SEMA42 peripheral base address.
-------------	-------------------------------------

Return values

<i>kStatus_Success</i>	RDC_SEMA42 is reset successfully.
<i>kStatus_RDC_SEMA42_-Reseting</i>	Some other reset process is ongoing.

Chapter 15

SAI: Serial Audio Interface

15.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MCUXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `sai_handle_t` as the first parameter. Initialize the handle by calling the [SAI_TransferTxCreateHandle\(\)](#) or [SAI_TransferRxCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer. This means that the functions [SAI_TransferSendNonBlocking\(\)](#) and [SAI_TransferReceiveNonBlocking\(\)](#) set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_SAI_TxIdle` and `kStatus_SAI_RxIdle` status.

15.2 Typical use case

15.2.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/sai`

15.2.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/sai`

Modules

- [SAI DMA Driver](#)
- [SAI SDMA Driver](#)
- [SAI eDMA Driver](#)

Typical use case

Data Structures

- struct `sai_config_t`
SAI user configuration structure. [More...](#)
- struct `sai_transfer_format_t`
sai transfer format [More...](#)
- struct `sai_transfer_t`
SAI transfer structure. [More...](#)
- struct `sai_handle_t`
SAI handle structure. [More...](#)

Macros

- #define `SAI_XFER_QUEUE_SIZE` (4)
SAI transfer queue size, user can refine it according to use case.

Typedefs

- typedef void(* `sai_transfer_callback_t`)(I2S_Type *base, sai_handle_t *handle, status_t status, void *userData)
SAI transfer callback prototype.

Enumerations

- enum `_sai_status_t` {
 `kStatus_SAI_TxBusy` = MAKE_STATUS(kStatusGroup_SAI, 0),
 `kStatus_SAI_RxBusy` = MAKE_STATUS(kStatusGroup_SAI, 1),
 `kStatus_SAI_TxError` = MAKE_STATUS(kStatusGroup_SAI, 2),
 `kStatus_SAI_RxError` = MAKE_STATUS(kStatusGroup_SAI, 3),
 `kStatus_SAI_QueueFull` = MAKE_STATUS(kStatusGroup_SAI, 4),
 `kStatus_SAI_TxIdle` = MAKE_STATUS(kStatusGroup_SAI, 5),
 `kStatus_SAI_RxIdle` = MAKE_STATUS(kStatusGroup_SAI, 6) }
SAI return status.
- enum `sai_protocol_t` {
 `kSAI_BusLeftJustified` = 0x0U,
 `kSAI_BusRightJustified`,
 `kSAI_BusI2S`,
 `kSAI_BusPCMA`,
 `kSAI_BusPCMB` }
Define the SAI bus type.
- enum `sai_master_slave_t` {
 `kSAI_Master` = 0x0U,
 `kSAI_Slave` = 0x1U }
Master or slave mode.
- enum `sai_mono_stereo_t` {
 `kSAI_Stereo` = 0x0U,
 `kSAI_MonoRight`,
 `kSAI_MonoLeft` }

- Mono or stereo audio format.*

 - enum `sai_sync_mode_t` {
`kSAI_ModeAsync` = 0x0U,
`kSAI_ModeSync`,
`kSAI_ModeSyncWithOtherTx`,
`kSAI_ModeSyncWithOtherRx` }
 - Synchronous or asynchronous mode.*

 - enum `sai_mclk_source_t` {
`kSAI_MclkSourceSysclk` = 0x0U,
`kSAI_MclkSourceSelect1`,
`kSAI_MclkSourceSelect2`,
`kSAI_MclkSourceSelect3` }
 - Master clock source.*

 - enum `sai_bclk_source_t` {
`kSAI_BclkSourceBusclk` = 0x0U,
`kSAI_BclkSourceMclkDiv`,
`kSAI_BclkSourceOtherSai0`,
`kSAI_BclkSourceOtherSai1` }
 - Bit clock source.*

 - enum `_sai_interrupt_enable_t` {
`kSAI_WordStartInterruptEnable`,
`kSAI_SyncErrorInterruptEnable` = I2S_TCSR_SEIE_MASK,
`kSAI_FIFOWarningInterruptEnable` = I2S_TCSR_FWIE_MASK,
`kSAI_FIFOErrorInterruptEnable` = I2S_TCSR_FEIE_MASK,
`kSAI_FIFORequestInterruptEnable` = I2S_TCSR_FRIE_MASK }
 - The SAI interrupt enable flag.*

 - enum `_sai_dma_enable_t` {
`kSAI_FIFOWarningDMAEnable` = I2S_TCSR_FWDE_MASK,
`kSAI_FIFORequestDMAEnable` = I2S_TCSR_FRDE_MASK }
 - The DMA request sources.*

 - enum `_sai_flags` {
`kSAI_WordStartFlag` = I2S_TCSR_WSF_MASK,
`kSAI_SyncErrorFlag` = I2S_TCSR_SEF_MASK,
`kSAI_FIFOErrorFlag` = I2S_TCSR_FEF_MASK,
`kSAI_FIFORequestFlag` = I2S_TCSR_FRF_MASK,
`kSAI_FIFOWarningFlag` = I2S_TCSR_FWF_MASK }
 - The SAI status flag.*

 - enum `sai_reset_type_t` {
`kSAI_ResetTypeSoftware` = I2S_TCSR_SR_MASK,
`kSAI_ResetTypeFIFO` = I2S_TCSR_FR_MASK,
`kSAI_ResetAll` = I2S_TCSR_SR_MASK | I2S_TCSR_FR_MASK }
 - The reset type.*

 - enum `sai_fifo_packing_t` {
`kSAI_FifoPackingDisabled` = 0x0U,
`kSAI_FifoPacking8bit` = 0x2U,
`kSAI_FifoPacking16bit` = 0x3U }
- The SAI packing mode The mode includes 8 bit and 16 bit packing.*

Typical use case

- enum `sai_sample_rate_t` {
 `kSAI_SampleRate8KHz` = 8000U,
 `kSAI_SampleRate11025Hz` = 11025U,
 `kSAI_SampleRate12KHz` = 12000U,
 `kSAI_SampleRate16KHz` = 16000U,
 `kSAI_SampleRate22050Hz` = 22050U,
 `kSAI_SampleRate24KHz` = 24000U,
 `kSAI_SampleRate32KHz` = 32000U,
 `kSAI_SampleRate44100Hz` = 44100U,
 `kSAI_SampleRate48KHz` = 48000U,
 `kSAI_SampleRate96KHz` = 96000U }
 Audio sample rate.
- enum `sai_word_width_t` {
 `kSAI_WordWidth8bits` = 8U,
 `kSAI_WordWidth16bits` = 16U,
 `kSAI_WordWidth24bits` = 24U,
 `kSAI_WordWidth32bits` = 32U }
 Audio word width.

Driver version

- #define `FSL_SAI_DRIVER_VERSION` (MAKE_VERSION(2, 1, 4))
 Version 2.1.4.

Initialization and deinitialization

- void `SAI_TxInit` (I2S_Type *base, const `sai_config_t` *config)
 Initializes the SAI Tx peripheral.
- void `SAI_RxInit` (I2S_Type *base, const `sai_config_t` *config)
 Initializes the the SAI Rx peripheral.
- void `SAI_TxGetDefaultConfig` (`sai_config_t` *config)
 Sets the SAI Tx configuration structure to default values.
- void `SAI_RxGetDefaultConfig` (`sai_config_t` *config)
 Sets the SAI Rx configuration structure to default values.
- void `SAI_Deinit` (I2S_Type *base)
 De-initializes the SAI peripheral.
- void `SAI_TxReset` (I2S_Type *base)
 Resets the SAI Tx.
- void `SAI_RxReset` (I2S_Type *base)
 Resets the SAI Rx.
- void `SAI_TxEnable` (I2S_Type *base, bool enable)
 Enables/disables the SAI Tx.
- void `SAI_RxEnable` (I2S_Type *base, bool enable)
 Enables/disables the SAI Rx.

Status

- static uint32_t `SAI_TxGetStatusFlag` (I2S_Type *base)
 Gets the SAI Tx status flag state.

- static void [SAI_TxClearStatusFlags](#) (I2S_Type *base, uint32_t mask)
Clears the SAI Tx status flag state.
- static uint32_t [SAI_RxGetStatusFlag](#) (I2S_Type *base)
Gets the SAI Tx status flag state.
- static void [SAI_RxClearStatusFlags](#) (I2S_Type *base, uint32_t mask)
Clears the SAI Rx status flag state.
- void [SAI_TxSoftwareReset](#) (I2S_Type *base, sai_reset_type_t type)
Do software reset or FIFO reset.
- void [SAI_RxSoftwareReset](#) (I2S_Type *base, sai_reset_type_t type)
Do software reset or FIFO reset.
- void [SAI_TxSetChannelFIFOMask](#) (I2S_Type *base, uint8_t mask)
Set the Tx channel FIFO enable mask.
- void [SAI_RxSetChannelFIFOMask](#) (I2S_Type *base, uint8_t mask)
Set the Rx channel FIFO enable mask.
- void [SAI_TxSetFIFOPacking](#) (I2S_Type *base, sai_fifo_packing_t pack)
Set Tx FIFO packing feature.
- void [SAI_RxSetFIFOPacking](#) (I2S_Type *base, sai_fifo_packing_t pack)
Set Rx FIFO packing feature.
- static void [SAI_TxSetFIFOErrorContinue](#) (I2S_Type *base, bool isEnabled)
Set Tx FIFO error continue.
- static void [SAI_RxSetFIFOErrorContinue](#) (I2S_Type *base, bool isEnabled)
Set Rx FIFO error continue.

Interrupts

- static void [SAI_TxEnableInterrupts](#) (I2S_Type *base, uint32_t mask)
Enables the SAI Tx interrupt requests.
- static void [SAI_RxEnableInterrupts](#) (I2S_Type *base, uint32_t mask)
Enables the SAI Rx interrupt requests.
- static void [SAI_TxDisableInterrupts](#) (I2S_Type *base, uint32_t mask)
Disables the SAI Tx interrupt requests.
- static void [SAI_RxDisableInterrupts](#) (I2S_Type *base, uint32_t mask)
Disables the SAI Rx interrupt requests.

DMA Control

- static void [SAI_TxEnableDMA](#) (I2S_Type *base, uint32_t mask, bool enable)
Enables/disables the SAI Tx DMA requests.
- static void [SAI_RxEnableDMA](#) (I2S_Type *base, uint32_t mask, bool enable)
Enables/disables the SAI Rx DMA requests.
- static uint32_t [SAI_TxGetDataRegisterAddress](#) (I2S_Type *base, uint32_t channel)
Gets the SAI Tx data register address.
- static uint32_t [SAI_RxGetDataRegisterAddress](#) (I2S_Type *base, uint32_t channel)
Gets the SAI Rx data register address.

Bus Operations

- void [SAI_TxSetFormat](#) (I2S_Type *base, sai_transfer_format_t *format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)
Configures the SAI Tx audio format.

Typical use case

- void [SAI_RxSetFormat](#) (I2S_Type *base, [sai_transfer_format_t](#) *format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)
Configures the SAI Rx audio format.
- void [SAI_WriteBlocking](#) (I2S_Type *base, uint32_t channel, uint32_t bitWidth, uint8_t *buffer, uint32_t size)
Sends data using a blocking method.
- static void [SAI_WriteData](#) (I2S_Type *base, uint32_t channel, uint32_t data)
Writes data into SAI FIFO.
- void [SAI_ReadBlocking](#) (I2S_Type *base, uint32_t channel, uint32_t bitWidth, uint8_t *buffer, uint32_t size)
Receives data using a blocking method.
- static uint32_t [SAI_ReadData](#) (I2S_Type *base, uint32_t channel)
Reads data from the SAI FIFO.

Transactional

- void [SAI_TransferTxCreateHandle](#) (I2S_Type *base, sai_handle_t *handle, [sai_transfer_callback_t](#) callback, void *userData)
Initializes the SAI Tx handle.
- void [SAI_TransferRxCreateHandle](#) (I2S_Type *base, sai_handle_t *handle, [sai_transfer_callback_t](#) callback, void *userData)
Initializes the SAI Rx handle.
- status_t [SAI_TransferTxSetFormat](#) (I2S_Type *base, sai_handle_t *handle, [sai_transfer_format_t](#) *format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)
Configures the SAI Tx audio format.
- status_t [SAI_TransferRxSetFormat](#) (I2S_Type *base, sai_handle_t *handle, [sai_transfer_format_t](#) *format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)
Configures the SAI Rx audio format.
- status_t [SAI_TransferSendNonBlocking](#) (I2S_Type *base, sai_handle_t *handle, [sai_transfer_t](#) *xfer)
Performs an interrupt non-blocking send transfer on SAI.
- status_t [SAI_TransferReceiveNonBlocking](#) (I2S_Type *base, sai_handle_t *handle, [sai_transfer_t](#) *xfer)
Performs an interrupt non-blocking receive transfer on SAI.
- status_t [SAI_TransferGetSendCount](#) (I2S_Type *base, sai_handle_t *handle, size_t *count)
Gets a set byte count.
- status_t [SAI_TransferGetReceiveCount](#) (I2S_Type *base, sai_handle_t *handle, size_t *count)
Gets a received byte count.
- void [SAI_TransferAbortSend](#) (I2S_Type *base, sai_handle_t *handle)
Aborts the current send.
- void [SAI_TransferAbortReceive](#) (I2S_Type *base, sai_handle_t *handle)
Aborts the the current IRQ receive.
- void [SAI_TransferTerminateSend](#) (I2S_Type *base, sai_handle_t *handle)
Terminate all SAI send.
- void [SAI_TransferTerminateReceive](#) (I2S_Type *base, sai_handle_t *handle)
Terminate all SAI receive.
- void [SAI_TransferTxHandleIRQ](#) (I2S_Type *base, sai_handle_t *handle)
Tx interrupt handler.
- void [SAI_TransferRxHandleIRQ](#) (I2S_Type *base, sai_handle_t *handle)
Rx interrupt handler.

15.3 Data Structure Documentation

15.3.1 struct sai_config_t

Data Fields

- [sai_protocol_t protocol](#)
Audio bus protocol in SAI.
- [sai_sync_mode_t syncMode](#)
SAI sync mode, control Tx/Rx clock sync.
- [sai_mclk_source_t mclkSource](#)
Master Clock source.
- [sai_bclk_source_t bclkSource](#)
Bit Clock source.
- [sai_master_slave_t masterSlave](#)
Master or slave.

15.3.2 struct sai_transfer_format_t

Data Fields

- [uint32_t sampleRate_Hz](#)
Sample rate of audio data.
- [uint32_t bitWidth](#)
Data length of audio data, usually 8/16/24/32 bits.
- [sai_mono_stereo_t stereo](#)
Mono or stereo.
- [uint32_t masterClockHz](#)
Master clock frequency in Hz.
- [uint8_t watermark](#)
Watermark value.
- [uint8_t channel](#)
Data channel used in transfer.
- [sai_protocol_t protocol](#)
Which audio protocol used.
- [bool isFrameSyncCompact](#)
True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.

Data Structure Documentation

15.3.2.0.0.15 Field Documentation

15.3.2.0.0.15.1 `uint8_t sai_transfer_format_t::channel`

15.3.2.0.0.15.2 `bool sai_transfer_format_t::isFrameSyncCompact`

15.3.3 struct `sai_transfer_t`

Data Fields

- `uint8_t * data`
Data start address to transfer.
- `size_t dataSize`
Transfer size.

15.3.3.0.0.16 Field Documentation

15.3.3.0.0.16.1 `uint8_t* sai_transfer_t::data`

15.3.3.0.0.16.2 `size_t sai_transfer_t::dataSize`

15.3.4 struct `_sai_handle`

Data Fields

- `uint32_t state`
Transfer status.
- `sai_transfer_callback_t callback`
Callback function called at transfer event.
- `void * userData`
Callback parameter passed to callback function.
- `uint8_t bitWidth`
Bit width for transfer, 8/16/24/32 bits.
- `uint8_t channel`
Transfer channel.
- `sai_transfer_t saiQueue [SAI_XFER_QUEUE_SIZE]`
Transfer queue storing queued transfer.
- `size_t transferSize [SAI_XFER_QUEUE_SIZE]`
Data bytes need to transfer.
- `volatile uint8_t queueUser`
Index for user to queue transfer.
- `volatile uint8_t queueDriver`
Index for driver to get the transfer data and size.
- `uint8_t watermark`
Watermark value.

15.4 Macro Definition Documentation

15.4.1 #define SAI_XFER_QUEUE_SIZE (4)

15.5 Enumeration Type Documentation

15.5.1 enum _sai_status_t

Enumerator

kStatus_SAI_TxBusy SAI Tx is busy.
kStatus_SAI_RxBusy SAI Rx is busy.
kStatus_SAI_TxError SAI Tx FIFO error.
kStatus_SAI_RxError SAI Rx FIFO error.
kStatus_SAI_QueueFull SAI transfer queue is full.
kStatus_SAI_TxIdle SAI Tx is idle.
kStatus_SAI_RxIdle SAI Rx is idle.

15.5.2 enum sai_protocol_t

Enumerator

kSAI_BusLeftJustified Uses left justified format.
kSAI_BusRightJustified Uses right justified format.
kSAI_BusI2S Uses I2S format.
kSAI_BusPCMA Uses I2S PCM A format.
kSAI_BusPCMB Uses I2S PCM B format.

15.5.3 enum sai_master_slave_t

Enumerator

kSAI_Master Master mode.
kSAI_Slave Slave mode.

15.5.4 enum sai_mono_stereo_t

Enumerator

kSAI_Stereo Stereo sound.
kSAI_MonoRight Only Right channel have sound.
kSAI_MonoLeft Only left channel have sound.

Enumeration Type Documentation

15.5.5 enum sai_sync_mode_t

Enumerator

kSAI_ModeAsync Asynchronous mode.
kSAI_ModeSync Synchronous mode (with receiver or transmit)
kSAI_ModeSyncWithOtherTx Synchronous with another SAI transmit.
kSAI_ModeSyncWithOtherRx Synchronous with another SAI receiver.

15.5.6 enum sai_mclk_source_t

Enumerator

kSAI_MclkSourceSysclk Master clock from the system clock.
kSAI_MclkSourceSelect1 Master clock from source 1.
kSAI_MclkSourceSelect2 Master clock from source 2.
kSAI_MclkSourceSelect3 Master clock from source 3.

15.5.7 enum sai_bclk_source_t

Enumerator

kSAI_BclkSourceBusclk Bit clock using bus clock.
kSAI_BclkSourceMclkDiv Bit clock using master clock divider.
kSAI_BclkSourceOtherSai0 Bit clock from other SAI device.
kSAI_BclkSourceOtherSai1 Bit clock from other SAI device.

15.5.8 enum _sai_interrupt_enable_t

Enumerator

kSAI_WordStartInterruptEnable Word start flag, means the first word in a frame detected.
kSAI_SyncErrorInterruptEnable Sync error flag, means the sync error is detected.
kSAI_FIFOWarningInterruptEnable FIFO warning flag, means the FIFO is empty.
kSAI_FIFOErrorInterruptEnable FIFO error flag.
kSAI_FIFORequestInterruptEnable FIFO request, means reached watermark.

15.5.9 enum _sai_dma_enable_t

Enumerator

kSAI_FIFOWarningDMAEnable FIFO warning caused by the DMA request.

kSAI_FIFORequestDMAEnable FIFO request caused by the DMA request.

15.5.10 enum _sai_flags

Enumerator

kSAI_WordStartFlag Word start flag, means the first word in a frame detected.

kSAI_SyncErrorFlag Sync error flag, means the sync error is detected.

kSAI_FIFOErrorFlag FIFO error flag.

kSAI_FIFORequestFlag FIFO request flag.

kSAI_FIFOWarningFlag FIFO warning flag.

15.5.11 enum sai_reset_type_t

Enumerator

kSAI_ResetTypeSoftware Software reset, reset the logic state.

kSAI_ResetTypeFIFO FIFO reset, reset the FIFO read and write pointer.

kSAI_ResetAll All reset.

15.5.12 enum sai_fifo_packing_t

Enumerator

kSAI_FifoPackingDisabled Packing disabled.

kSAI_FifoPacking8bit 8 bit packing enabled

kSAI_FifoPacking16bit 16bit packing enabled

15.5.13 enum sai_sample_rate_t

Enumerator

kSAI_SampleRate8KHz Sample rate 8000 Hz.

kSAI_SampleRate11025Hz Sample rate 11025 Hz.

kSAI_SampleRate12KHz Sample rate 12000 Hz.

kSAI_SampleRate16KHz Sample rate 16000 Hz.

kSAI_SampleRate22050Hz Sample rate 22050 Hz.

kSAI_SampleRate24KHz Sample rate 24000 Hz.

kSAI_SampleRate32KHz Sample rate 32000 Hz.

kSAI_SampleRate44100Hz Sample rate 44100 Hz.

Function Documentation

kSAI_SampleRate48KHz Sample rate 48000 Hz.

kSAI_SampleRate96KHz Sample rate 96000 Hz.

15.5.14 enum sai_word_width_t

Enumerator

kSAI_WordWidth8bits Audio data width 8 bits.

kSAI_WordWidth16bits Audio data width 16 bits.

kSAI_WordWidth24bits Audio data width 24 bits.

kSAI_WordWidth32bits Audio data width 32 bits.

15.6 Function Documentation

15.6.1 void SAI_TxInit (I2S_Type * *base*, const sai_config_t * *config*)

Ungates the SAI clock, resets the module, and configures SAI Tx with a configuration structure. The configuration structure can be custom filled or set with default values by [SAI_TxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAIM module can cause a hard fault because the clock is not enabled.

Parameters

<i>base</i>	SAI base pointer
<i>config</i>	SAI configuration structure.

15.6.2 void SAI_RxInit (I2S_Type * *base*, const sai_config_t * *config*)

Ungates the SAI clock, resets the module, and configures the SAI Rx with a configuration structure. The configuration structure can be custom filled or set with default values by [SAI_RxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAI module can cause a hard fault because the clock is not enabled.

Parameters

<i>base</i>	SAI base pointer
<i>config</i>	SAI configuration structure.

15.6.3 void SAI_TxGetDefaultConfig (sai_config_t * *config*)

This API initializes the configuration structure for use in SAI_TxConfig(). The initialized structure can remain unchanged in SAI_TxConfig(), or it can be modified before calling SAI_TxConfig(). This is an example.

```
sai_config_t config;
SAI_TxGetDefaultConfig(&config);
```

Parameters

<i>config</i>	pointer to master configuration structure
---------------	---

15.6.4 void SAI_RxGetDefaultConfig (sai_config_t * *config*)

This API initializes the configuration structure for use in SAI_RxConfig(). The initialized structure can remain unchanged in SAI_RxConfig() or it can be modified before calling SAI_RxConfig(). This is an example.

```
sai_config_t config;
SAI_RxGetDefaultConfig(&config);
```

Parameters

<i>config</i>	pointer to master configuration structure
---------------	---

15.6.5 void SAI_Deinit (I2S_Type * *base*)

This API gates the SAI clock. The SAI module can't operate unless SAI_TxInit or SAI_RxInit is called to enable the clock.

Function Documentation

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

15.6.6 void SAI_TxReset (I2S_Type * *base*)

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

15.6.7 void SAI_RxReset (I2S_Type * *base*)

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

15.6.8 void SAI_TxEnable (I2S_Type * *base*, bool *enable*)

Parameters

<i>base</i>	SAI base pointer
<i>enable</i>	True means enable SAI Tx, false means disable.

15.6.9 void SAI_RxEnable (I2S_Type * *base*, bool *enable*)

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

<i>enable</i>	True means enable SAI Rx, false means disable.
---------------	--

15.6.10 static uint32_t SAI_TxGetStatusFlag (I2S_Type * *base*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

15.6.11 static void SAI_TxClearStatusFlags (I2S_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	State mask. It can be a combination of the following source if defined: <ul style="list-style-type: none"> • kSAI_WordStartFlag • kSAI_SyncErrorFlag • kSAI_FIFOErrorFlag

15.6.12 static uint32_t SAI_RxGetStatusFlag (I2S_Type * *base*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
-------------	------------------

Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

15.6.13 `static void SAI_RxClearStatusFlags (I2S_Type * base, uint32_t mask)`
 `[inline], [static]`

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	State mask. It can be a combination of the following sources if defined. <ul style="list-style-type: none"> • kSAI_WordStartFlag • kSAI_SyncErrorFlag • kSAI_FIFOErrorFlag

15.6.14 void SAI_TxSoftwareReset (I2S_Type * *base*, sai_reset_type_t *type*)

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

Parameters

<i>base</i>	SAI base pointer
<i>type</i>	Reset type, FIFO reset or software reset

15.6.15 void SAI_RxSoftwareReset (I2S_Type * *base*, sai_reset_type_t *type*)

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

Parameters

<i>base</i>	SAI base pointer
<i>type</i>	Reset type, FIFO reset or software reset

15.6.16 void SAI_TxSetChannelFIFOMask (I2S_Type * *base*, uint8_t *mask*)

Function Documentation

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled.

15.6.17 void SAI_RxSetChannelFIFOMask (I2S_Type * *base*, uint8_t *mask*)

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled.

15.6.18 void SAI_TxSetFIFOPacking (I2S_Type * *base*, sai_fifo_packing_t *pack*)

Parameters

<i>base</i>	SAI base pointer.
<i>pack</i>	FIFO pack type. It is element of sai_fifo_packing_t.

15.6.19 void SAI_RxSetFIFOPacking (I2S_Type * *base*, sai_fifo_packing_t *pack*)

Parameters

<i>base</i>	SAI base pointer.
<i>pack</i>	FIFO pack type. It is element of sai_fifo_packing_t.

15.6.20 static void SAI_TxSetFIFOErrorContinue (I2S_Type * *base*, bool *isEnabled*) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in TCSR register.

Parameters

<i>base</i>	SAI base pointer.
<i>isEnabled</i>	Is FIFO error continue enabled, true means enable, false means disable.

15.6.21 static void SAI_RxSetFIFOErrorContinue (I2S_Type * *base*, bool *isEnabled*) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in RCSR register.

Parameters

<i>base</i>	SAI base pointer.
<i>isEnabled</i>	Is FIFO error continue enabled, true means enable, false means disable.

15.6.22 static void SAI_TxEnableInterrupts (I2S_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> • kSAI_WordStartInterruptEnable • kSAI_SyncErrorInterruptEnable • kSAI_FIFOWarningInterruptEnable • kSAI_FIFORequestInterruptEnable • kSAI_FIFOErrorInterruptEnable

15.6.23 static void SAI_RxEnableInterrupts (I2S_Type * *base*, uint32_t *mask*) [inline], [static]

Function Documentation

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none">• kSAI_WordStartInterruptEnable• kSAI_SyncErrorInterruptEnable• kSAI_FIFOWarningInterruptEnable• kSAI_FIFORequestInterruptEnable• kSAI_FIFOErrorInterruptEnable

15.6.24 static void SAI_TxDisableInterrupts (l2s_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none">• kSAI_WordStartInterruptEnable• kSAI_SyncErrorInterruptEnable• kSAI_FIFOWarningInterruptEnable• kSAI_FIFORequestInterruptEnable• kSAI_FIFOErrorInterruptEnable

15.6.25 static void SAI_RxDisableInterrupts (I2S_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	interrupt source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> • kSAI_WordStartInterruptEnable • kSAI_SyncErrorInterruptEnable • kSAI_FIFOWarningInterruptEnable • kSAI_FIFORequestInterruptEnable • kSAI_FIFOErrorInterruptEnable

15.6.26 static void SAI_TxEnableDMA (I2S_Type * *base*, uint32_t *mask*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	DMA source The parameter can be combination of the following sources if defined. <ul style="list-style-type: none"> • kSAI_FIFOWarningDMAEnable • kSAI_FIFORequestDMAEnable
<i>enable</i>	True means enable DMA, false means disable DMA.

15.6.27 static void SAI_RxEnableDMA (I2S_Type * *base*, uint32_t *mask*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer
<i>mask</i>	DMA source The parameter can be a combination of the following sources if defined. <ul style="list-style-type: none"> • kSAI_FIFOWarningDMAEnable • kSAI_FIFORequestDMAEnable
<i>enable</i>	True means enable DMA, false means disable DMA.

Function Documentation

15.6.28 **static uint32_t SAI_TxGetDataRegisterAddress (I2S_Type * *base*, uint32_t *channel*) [inline], [static]**

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Which data channel used.

Returns

data register address.

15.6.29 static uint32_t SAI_RxGetDataRegisterAddress (I2S_Type * *base*, uint32_t *channel*) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Which data channel used.

Returns

data register address.

15.6.30 void SAI_TxSetFormat (I2S_Type * *base*, sai_transfer_format_t * *format*, uint32_t *mclkSourceClockHz*, uint32_t *bclkSourceClockHz*)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	SAI base pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.

Function Documentation

<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.
---------------------------	---

15.6.31 void SAI_RxSetFormat (I2S_Type * *base*, sai_transfer_format_t * *format*, uint32_t *mclkSourceClockHz*, uint32_t *bclkSourceClockHz*)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	SAI base pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

15.6.32 void SAI_WriteBlocking (I2S_Type * *base*, uint32_t *channel*, uint32_t *bitWidth*, uint8_t * *buffer*, uint32_t *size*)

Note

This function blocks by polling until data is ready to be sent.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>bitWidth</i>	How many bits in an audio word; usually 8/16/24/32 bits.
<i>buffer</i>	Pointer to the data to be written.
<i>size</i>	Bytes to be written.

15.6.33 static void SAI_WriteData (I2S_Type * *base*, uint32_t *channel*, uint32_t *data*) [inline], [static]

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>data</i>	Data needs to be written.

15.6.34 void SAI_ReadBlocking (I2S_Type * *base*, uint32_t *channel*, uint32_t *bitWidth*, uint8_t * *buffer*, uint32_t *size*)

Note

This function blocks by polling until data is ready to be sent.

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.
<i>bitWidth</i>	How many bits in an audio word; usually 8/16/24/32 bits.
<i>buffer</i>	Pointer to the data to be read.
<i>size</i>	Bytes to be read.

**15.6.35 static uint32_t SAI_ReadData (I2S_Type * *base*, uint32_t *channel*)
[inline], [static]**

Parameters

<i>base</i>	SAI base pointer.
<i>channel</i>	Data channel used.

Returns

Data in SAI FIFO.

15.6.36 void SAI_TransferTxCreateHandle (I2S_Type * *base*, sai_handle_t * *handle*, sai_transfer_callback_t *callback*, void * *userData*)

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

Function Documentation

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	SAI handle pointer.
<i>callback</i>	Pointer to the user callback function.
<i>userData</i>	User parameter passed to the callback function

15.6.37 void SAI_TransferRxCreateHandle (I2S_Type * *base*, sai_handle_t * *handle*, sai_transfer_callback_t *callback*, void * *userData*)

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>callback</i>	Pointer to the user callback function.
<i>userData</i>	User parameter passed to the callback function.

15.6.38 status_t SAI_TransferTxSetFormat (I2S_Type * *base*, sai_handle_t * *handle*, sai_transfer_format_t * *format*, uint32_t *mclkSourceClockHz*, uint32_t *bclkSourceClockHz*)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

Returns

Status of this function. Return value is the `status_t`.

15.6.39 `status_t SAI_TransferRxSetFormat (I2S_Type * base, sai_handle_t * handle, sai_transfer_format_t * format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)`

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI handle pointer.
<i>format</i>	Pointer to the SAI audio data format structure.
<i>mclkSource-ClockHz</i>	SAI master clock source frequency in Hz.
<i>bclkSource-ClockHz</i>	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the <code>masterClockHz</code> in <code>format</code> .

Returns

Status of this function. Return value is one of `status_t`.

15.6.40 `status_t SAI_TransferSendNonBlocking (I2S_Type * base, sai_handle_t * handle, sai_transfer_t * xfer)`

Note

This API returns immediately after the transfer initiates. Call the `SAI_TxGetTransferStatusIRQ` to poll the transfer status and check whether the transfer is finished. If the return status is not `kStatus_SAI_Busy`, the transfer is finished.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the <code>sai_handle_t</code> structure which stores the transfer state.
<i>xfer</i>	Pointer to the <code>sai_transfer_t</code> structure.

Function Documentation

Return values

<i>kStatus_Success</i>	Successfully started the data receive.
<i>kStatus_SAI_TxBusy</i>	Previous receive still not finished.
<i>kStatus_InvalidArgument</i>	The input parameter is invalid.

15.6.41 **status_t SAI_TransferReceiveNonBlocking (I2S_Type * *base*, sai_handle_t * *handle*, sai_transfer_t * *xfer*)**

Note

This API returns immediately after the transfer initiates. Call the SAI_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus_SAI_Busy, the transfer is finished.

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.
<i>xfer</i>	Pointer to the sai_transfer_t structure.

Return values

<i>kStatus_Success</i>	Successfully started the data receive.
<i>kStatus_SAI_RxBusy</i>	Previous receive still not finished.
<i>kStatus_InvalidArgument</i>	The input parameter is invalid.

15.6.42 **status_t SAI_TransferGetSendCount (I2S_Type * *base*, sai_handle_t * *handle*, size_t * *count*)**

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.
<i>count</i>	Bytes count sent.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

15.6.43 **status_t SAI_TransferGetReceiveCount (I2S_Type * *base*, sai_handle_t * *handle*, size_t * *count*)**

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.
<i>count</i>	Bytes count received.

Return values

<i>kStatus_Success</i>	Succeed get the transfer count.
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

15.6.44 **void SAI_TransferAbortSend (I2S_Type * *base*, sai_handle_t * *handle*)**

Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.

15.6.45 **void SAI_TransferAbortReceive (I2S_Type * *base*, sai_handle_t * *handle*)**

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

Function Documentation

Parameters

<i>base</i>	SAI base pointer
<i>handle</i>	Pointer to the sai_handle_t structure which stores the transfer state.

15.6.46 void SAI_TransferTerminateSend (I2S_Type * *base*, sai_handle_t * *handle*)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortSend.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

15.6.47 void SAI_TransferTerminateReceive (I2S_Type * *base*, sai_handle_t * *handle*)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortReceive.

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	SAI eDMA handle pointer.

15.6.48 void SAI_TransferTxHandleIRQ (I2S_Type * *base*, sai_handle_t * *handle*)

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure.

15.6.49 void SAI_TransferRxHandleIRQ (I2S_Type * *base*, sai_handle_t * *handle*)

Parameters

<i>base</i>	SAI base pointer.
<i>handle</i>	Pointer to the sai_handle_t structure.

15.7 SAI DMA Driver

15.8 SAI eDMA Driver

15.9 SAI SDMA Driver

Chapter 16

SEMA4: Hardware Semaphores Driver

16.1 Overview

The MCUXpresso SDK provides a driver for the SEMA4 module of MCUXpresso SDK devices.

Macros

- #define [SEMA4_GATE_NUM_RESET_ALL](#) (64U)
The number to reset all SEMA4 gates.
- #define [SEMA4_GATEn](#)(base, n) (&((base)->Gate00) + (n))
SEMA4 gate n register address.

Functions

- void [SEMA4_Init](#) (SEMA4_Type *base)
Initializes the SEMA4 module.
- void [SEMA4_Deinit](#) (SEMA4_Type *base)
De-initializes the SEMA4 module.
- status_t [SEMA4_TryLock](#) (SEMA4_Type *base, uint8_t gateNum, uint8_t procNum)
Tries to lock the SEMA4 gate.
- void [SEMA4_Lock](#) (SEMA4_Type *base, uint8_t gateNum, uint8_t procNum)
Locks the SEMA4 gate.
- static void [SEMA4_Unlock](#) (SEMA4_Type *base, uint8_t gateNum)
Unlocks the SEMA4 gate.
- static int32_t [SEMA4_GetLockProc](#) (SEMA4_Type *base, uint8_t gateNum)
Gets the status of the SEMA4 gate.
- status_t [SEMA4_ResetGate](#) (SEMA4_Type *base, uint8_t gateNum)
Resets the SEMA4 gate to an unlocked status.
- static status_t [SEMA4_ResetAllGates](#) (SEMA4_Type *base)
Resets all SEMA4 gates to an unlocked status.
- static void [SEMA4_EnableGateNotifyInterrupt](#) (SEMA4_Type *base, uint8_t procNum, uint32_t mask)
Enable the gate notification interrupt.
- static void [SEMA4_DisableGateNotifyInterrupt](#) (SEMA4_Type *base, uint8_t procNum, uint32_t mask)
Disable the gate notification interrupt.
- static uint32_t [SEMA4_GetGateNotifyStatus](#) (SEMA4_Type *base, uint8_t procNum)
Get the gate notification flags.
- status_t [SEMA4_ResetGateNotify](#) (SEMA4_Type *base, uint8_t gateNum)
Resets the SEMA4 gate IRQ notification.
- static status_t [SEMA4_ResetAllGateNotify](#) (SEMA4_Type *base)
Resets all SEMA4 gates IRQ notification.

Function Documentation

Driver version

- #define [FSL_SEMA4_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 0))
SEMA4 driver version.

16.2 Macro Definition Documentation

16.2.1 #define SEMA4_GATE_NUM_RESET_ALL (64U)

16.3 Function Documentation

16.3.1 void SEMA4_Init (SEMA4_Type * *base*)

This function initializes the SEMA4 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either SEMA4_ResetGate or SEMA4_ResetAllGates function.

Parameters

<i>base</i>	SEMA4 peripheral base address.
-------------	--------------------------------

16.3.2 void SEMA4_Deinit (SEMA4_Type * *base*)

This function de-initializes the SEMA4 module. It only disables the clock.

Parameters

<i>base</i>	SEMA4 peripheral base address.
-------------	--------------------------------

16.3.3 status_t SEMA4_TryLock (SEMA4_Type * *base*, uint8_t *gateNum*, uint8_t *procNum*)

This function tries to lock the specific SEMA4 gate. If the gate has been locked by another processor, this function returns an error code.

Parameters

<i>base</i>	SEMA4 peripheral base address.
-------------	--------------------------------

<i>gateNum</i>	Gate number to lock.
<i>procNum</i>	Current processor number.

Return values

<i>kStatus_Success</i>	Lock the sema4 gate successfully.
<i>kStatus_Fail</i>	Sema4 gate has been locked by another processor.

16.3.4 void SEMA4_Lock (SEMA4_Type * *base*, uint8_t *gateNum*, uint8_t *procNum*)

This function locks the specific SEMA4 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>gateNum</i>	Gate number to lock.
<i>procNum</i>	Current processor number.

16.3.5 static void SEMA4_Unlock (SEMA4_Type * *base*, uint8_t *gateNum*) [inline], [static]

This function unlocks the specific SEMA4 gate. It only writes unlock value to the SEMA4 gate register. However, it does not check whether the SEMA4 gate is locked by the current processor or not. As a result, if the SEMA4 gate is not locked by the current processor, this function has no effect.

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>gateNum</i>	Gate number to unlock.

16.3.6 static int32_t SEMA4_GetLockProc (SEMA4_Type * *base*, uint8_t *gateNum*) [inline], [static]

This function checks the lock status of a specific SEMA4 gate.

Function Documentation

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>gateNum</i>	Gate number.

Returns

Return -1 if the gate is unlocked, otherwise return the processor number which has locked the gate.

16.3.7 **status_t** SEMA4_ResetGate (SEMA4_Type * *base*, uint8_t *gateNum*)

This function resets a SEMA4 gate to an unlocked status.

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>gateNum</i>	Gate number.

Return values

<i>kStatus_Success</i>	SEMA4 gate is reset successfully.
<i>kStatus_Fail</i>	Some other reset process is ongoing.

16.3.8 **static status_t** SEMA4_ResetAllGates (SEMA4_Type * *base*) [inline], [static]

This function resets all SEMA4 gate to an unlocked status.

Parameters

<i>base</i>	SEMA4 peripheral base address.
-------------	--------------------------------

Return values

<i>kStatus_Success</i>	SEMA4 is reset successfully.
------------------------	------------------------------

<i>kStatus_Fail</i>	Some other reset process is ongoing.
---------------------	--------------------------------------

16.3.9 static void SEMA4_EnableGateNotifyInterrupt (SEMA4_Type * *base*, uint8_t *procNum*, uint32_t *mask*) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>procNum</i>	Current processor number.
<i>mask</i>	OR'ed value of the gate index, for example: (1<<0) (1<<1) means gate 0 and gate 1.

16.3.10 static void SEMA4_DisableGateNotifyInterrupt (SEMA4_Type * *base*, uint8_t *procNum*, uint32_t *mask*) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>procNum</i>	Current processor number.
<i>mask</i>	OR'ed value of the gate index, for example: (1<<0) (1<<1) means gate 0 and gate 1.

16.3.11 static uint32_t SEMA4_GetGateNotifyStatus (SEMA4_Type * *base*, uint8_t *procNum*) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle. The status flags are cleared automatically when the gate is locked by current core or locked again before the other core.

Function Documentation

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>procNum</i>	Current processor number.

Returns

OR'ed value of the gate index, for example: $(1 \ll 0) \mid (1 \ll 1)$ means gate 0 and gate 1 flags are pending.

16.3.12 `status_t SEMA4_ResetGateNotify (SEMA4_Type * base, uint8_t gateNum)`

This function resets a SEMA4 gate IRQ notification.

Parameters

<i>base</i>	SEMA4 peripheral base address.
<i>gateNum</i>	Gate number.

Return values

<i>kStatus_Success</i>	Reset successfully.
<i>kStatus_Fail</i>	Some other reset process is ongoing.

16.3.13 `static status_t SEMA4_ResetAllGateNotify (SEMA4_Type * base) [inline], [static]`

This function resets all SEMA4 gate IRQ notifications.

Parameters

<i>base</i>	SEMA4 peripheral base address.
-------------	--------------------------------

Return values

<i>kStatus_Success</i>	Reset successfully.
<i>kStatus_Fail</i>	Some other reset process is ongoing.

Chapter 17

TMU: Thermal Management Unit Driver

17.1 Overview

The MCUXpresso SDK provides a peripheral driver for the thermal management unit(TMU) module of MCUXpresso SDK devices.

17.2 Typical use case

17.2.1 Monitor and report Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/tmu

Data Structures

- struct [tmu_threshold_config_t](#)
configuration for TMU threshold. [More...](#)
- struct [tmu_interrupt_status_t](#)
TMU interrupt status. [More...](#)
- struct [tmu_config_t](#)
Configuration for TMU module. [More...](#)

Macros

- #define [FSL_TMU_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 0))
TMU driver version.

Enumerations

- enum [_tmu_interrupt_enable](#) {
 [kTMU_ImmediateTemperatureInterruptEnable](#),
 [kTMU_AverageTemperatureInterruptEnable](#),
 [kTMU_AverageTemperatureCriticalInterruptEnable](#) }
TMU interrupt enable.
- enum [_tmu_interrupt_status_flags](#) {
 [kTMU_ImmediateTemperatureStatusFlags](#) = [TMU_TIDR_ITTE_MASK](#),
 [kTMU_AverageTemperatureStatusFlags](#) = [TMU_TIDR_ATTTE_MASK](#),
 [kTMU_AverageTemperatureCriticalStatusFlags](#) }
TMU interrupt status flags.
- enum [_tmu_status_flags](#) {
 [kTMU_IntervalExceededStatusFlags](#) = [TMU_TSR_MIE_MASK](#),
 [kTMU_OutOfLowRangeStatusFlags](#) = [TMU_TSR_ORL_MASK](#),
 [kTMU_OutOfHighRangeStatusFlags](#) }

Typical use case

- TMU status flags.*
- enum `tmu_average_low_pass_filter_t` {
 `kTMU_AverageLowPassFilter1_0` = 0U,
 `kTMU_AverageLowPassFilter0_5` = 1U,
 `kTMU_AverageLowPassFilter0_25` = 2U,
 `kTMU_AverageLowPassFilter0_125` = 3U }
- Average low pass filter setting.*

Functions

- void `TMU_Init` (TMU_Type *base, const `tmu_config_t` *config)
Enable the access to TMU registers and Initialize TMU module.
- void `TMU_Deinit` (TMU_Type *base)
De-initialize TMU module and Disable the access to DCDC registers.
- void `TMU_GetDefaultConfig` (`tmu_config_t` *config)
Gets the default configuration for TMU.
- static void `TMU_Enable` (TMU_Type *base, bool enable)
Enable/Disable the TMU module.
- static void `TMU_EnableInterrupts` (TMU_Type *base, uint32_t mask)
Enable the TMU interrupts.
- static void `TMU_DisableInterrupts` (TMU_Type *base, uint32_t mask)
Disable the TMU interrupts.
- void `TMU_GetInterruptStatusFlags` (TMU_Type *base, `tmu_interrupt_status_t` *status)
Get interrupt status flags.
- void `TMU_ClearInterruptStatusFlags` (TMU_Type *base, uint32_t mask)
Clear interrupt status flags and corresponding interrupt critical site capture register.
- static uint32_t `TMU_GetStatusFlags` (TMU_Type *base)
Get TMU status flags.
- status_t `TMU_GetHighestTemperature` (TMU_Type *base, uint32_t *temperature)
Get the highest temperature reached for any enabled monitored site within the temperature sensor range.
- status_t `TMU_GetLowestTemperature` (TMU_Type *base, uint32_t *temperature)
Get the lowest temperature reached for any enabled monitored site within the temperature sensor range.
- status_t `TMU_GetImmediateTemperature` (TMU_Type *base, uint32_t siteIndex, uint32_t *temperature)
Get the last immediate temperature at site n.
- status_t `TMU_GetAverageTemperature` (TMU_Type *base, uint32_t siteIndex, uint32_t *temperature)
Get the last average temperature at site n.
- void `TMU_SetHighTemperatureThresold` (TMU_Type *base, const `tmu_thresold_config_t` *config)
Configure the high temperature thresold value and enable/disable relevant thresold.

Variables

- bool `tmu_thresold_config_t::immediateThresoldEnable`
Enable high temperature immediate threshold.
- bool `tmu_thresold_config_t::AverageThresoldEnable`
Enable high temperature average threshold.
- bool `tmu_thresold_config_t::AverageCriticalThresoldEnable`
Enable high temperature average critical threshold.
- uint8_t `tmu_thresold_config_t::immediateThresoldValue`
Range:0U-125U.

- uint8_t [tmu_threshold_config_t::averageThresoldValue](#)
Range:0U-125U.
- uint8_t [tmu_threshold_config_t::averageCriticalThresoldValue](#)
Range:0U-125U.
- uint32_t [tmu_interrupt_status_t::interruptDetectMask](#)
The mask of interrupt status flags.
- uint16_t [tmu_interrupt_status_t::immediateInterruptsSiteMask](#)
The mask of the temperature sensor site associated with a detected ITTE event.
- uint16_t [tmu_interrupt_status_t::AverageInterruptsSiteMask](#)
The mask of the temperature sensor site associated with a detected ATTE event.
- uint16_t [tmu_interrupt_status_t::AverageCriticalInterruptsSiteMask](#)
The mask of the temperature sensor site associated with a detected ATCTE event.
- uint8_t [tmu_config_t::monitorInterval](#)
Temperature monitoring interval in seconds.
- uint16_t [tmu_config_t::monitorSiteSelection](#)
By setting the select bit for a temperature sensor site, it is enabled and included in all monitoring functions.
- [tmu_average_low_pass_filter_t](#) [tmu_config_t::averageLPF](#)
The average temperature is calculated as: $ALPF \times Current_Temp + (1 - ALPF) \times Average_Temp$.

17.3 Data Structure Documentation

17.3.1 struct tmu_threshold_config_t

Data Fields

- bool [immediateThresoldEnable](#)
Enable high temperature immediate threshold.
- bool [AverageThresoldEnable](#)
Enable high temperature average threshold.
- bool [AverageCriticalThresoldEnable](#)
Enable high temperature average critical threshold.
- uint8_t [immediateThresoldValue](#)
Range:0U-125U.
- uint8_t [averageThresoldValue](#)
Range:0U-125U.
- uint8_t [averageCriticalThresoldValue](#)
Range:0U-125U.

17.3.2 struct tmu_interrupt_status_t

Data Fields

- uint32_t [interruptDetectMask](#)
The mask of interrupt status flags.
- uint16_t [immediateInterruptsSiteMask](#)
The mask of the temperature sensor site associated with a detected ITTE event.
- uint16_t [AverageInterruptsSiteMask](#)
The mask of the temperature sensor site associated with a detected ATTE event.

Enumeration Type Documentation

- uint16_t [AverageCriticalInterruptsSiteMask](#)
The mask of the temperature sensor site associated with a detected ATCTE event.

17.3.3 struct tmu_config_t

Data Fields

- uint8_t [monitorInterval](#)
Temperature monitoring interval in seconds.
- uint16_t [monitorSiteSelection](#)
By setting the select bit for a temperature sensor site, it is enabled and included in all monitoring functions.
- [tmu_average_low_pass_filter_t](#) [averageLPF](#)
The average temperature is calculated as: $ALPF \times Current_Temp + (1 - ALPF) \times Average_Temp$.

17.4 Macro Definition Documentation

17.4.1 #define FSL_TMU_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))

Version 2.0.0.

17.5 Enumeration Type Documentation

17.5.1 enum _tmu_interrupt_enable

Enumerator

- kTMU_ImmediateTemperatureInterruptEnable*** Immediate temperature threshold exceeded interrupt enable.
- kTMU_AverageTemperatureInterruptEnable*** Average temperature threshold exceeded interrupt enable.
- kTMU_AverageTemperatureCriticalInterruptEnable*** Average temperature critical threshold exceeded interrupt enable. >

17.5.2 enum _tmu_interrupt_status_flags

Enumerator

- kTMU_ImmediateTemperatureStatusFlags*** Immediate temperature threshold exceeded(ITTE).
- kTMU_AverageTemperatureStatusFlags*** Average temperature threshold exceeded(ATTE).
- kTMU_AverageTemperatureCriticalStatusFlags*** Average temperature critical threshold exceeded. (ATCTE)

17.5.3 enum _tmu_status_flags

Enumerator

kTMU_IntervalExceededStatusFlags Monitoring interval exceeded. The time required to perform measurement of all monitored sites has exceeded the monitoring interval as defined by TMTM-IR.

kTMU_OutOfLowRangeStatusFlags Out-of-range low temperature measurement detected. A temperature sensor detected a temperature reading below the lowest measurable temperature of 0 °C.

kTMU_OutOfHighRangeStatusFlags Out-of-range high temperature measurement detected. A temperature sensor detected a temperature reading above the highest measurable temperature of 125 °C.

17.5.4 enum tmu_average_low_pass_filter_t

Enumerator

kTMU_AverageLowPassFilter1_0 Average low pass filter = 1.

kTMU_AverageLowPassFilter0_5 Average low pass filter = 0.5.

kTMU_AverageLowPassFilter0_25 Average low pass filter = 0.25.

kTMU_AverageLowPassFilter0_125 Average low pass filter = 0.125.

17.6 Function Documentation

17.6.1 void TMU_Init (TMU_Type * *base*, const tmu_config_t * *config*)

Parameters

<i>base</i>	TMU peripheral base address.
<i>config</i>	Pointer to configuration structure. Refer to "tmu_config_t" structure.

17.6.2 void TMU_Deinit (TMU_Type * *base*)

Parameters

Function Documentation

<i>base</i>	TMU peripheral base address.
-------------	------------------------------

17.6.3 void TMU_GetDefaultConfig (tmu_config_t * *config*)

This function initializes the user configuration structure to default value. The default value are:

Example:

```
config->monitorInterval = 0U;  
config->monitorSiteSelection = 0U;  
config->averageLPF = kTMU_AverageLowPassFilter1_0;
```

Parameters

<i>config</i>	Pointer to TMU configuration structure.
---------------	---

17.6.4 static void TMU_Enable (TMU_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	TMU peripheral base address.
<i>enable</i>	Switcher to enable/disable TMU.

17.6.5 static void TMU_EnableInterrupts (TMU_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>bas</i>	TMU peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

17.6.6 static void TMU_DisableInterrupts (TMU_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>bas</i>	TMU peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

17.6.7 void TMU_GetInterruptStatusFlags (TMU_Type * *base*, tmu_interrupt_status_t * *status*)

Parameters

<i>base</i>	TMU peripheral base address.
<i>status</i>	The pointer to interrupt status structure. Record the current interrupt status. Please refer to "tmu_interrupt_status_t" structure.

17.6.8 void TMU_ClearInterruptStatusFlags (TMU_Type * *base*, uint32_t *mask*)

Parameters

<i>base</i>	TMU peripheral base address.
<i>The</i>	mask of interrupt status flags. Refer to "_tmu_interrupt_status_flags" enumeration.

17.6.9 static uint32_t TMU_GetStatusFlags (TMU_Type * *base*) [inline], [static]

Parameters

<i>TMU</i>	peripheral base address.
------------	--------------------------

Returns

The mask of status flags. Refer to "_tmu_status_flags" enumeration.

17.6.10 status_t TMU_GetHighestTemperature (TMU_Type * *base*, uint32_t * *temperature*)

Function Documentation

Parameters

<i>base</i>	TMU peripheral base address.
<i>temperature</i>	Highest temperature recorded in degrees Celsius by any enabled monitored site.

Returns

Execution status.

Return values

<i>kStatus_Success</i>	Temperature reading is valid.
<i>kStatus_Fail</i>	Temperature reading is not valid due to no measured temperature within the sensor range of 0-125 °C for an enabled monitored site.

17.6.11 **status_t** TMU_GetLowestTemperature (**TMU_Type** * *base*, **uint32_t** * *temperature*)

Parameters

<i>base</i>	TMU peripheral base address.
<i>temperature</i>	Lowest temperature recorded in degrees Celsius by any enabled monitored site.

Returns

Execution status.

Return values

<i>kStatus_Success</i>	Temperature reading is valid.
<i>kStatus_Fail</i>	Temperature reading is not valid due to no measured temperature within the sensor range of 0-125 °C for an enabled monitored site.

17.6.12 **status_t** TMU_GetImmediateTemperature (**TMU_Type** * *base*, **uint32_t** *siteIndex*, **uint32_t** * *temperature*)

The site must be part of the list of enabled monitored sites as defined by monitorSiteSelection in "tmu_config_t" structure.

Parameters

<i>base</i>	TMU peripheral base address.
<i>siteIndex</i>	The index of the site user want to read. 0U: site0 ~ 15U: site15.
<i>temperature</i>	Last immediate temperature reading at site n .

Returns

Execution status.

Return values

<i>kStatus_Success</i>	Temperature reading is valid.
<i>kStatus_Fail</i>	Temperature reading is not valid because temperature out of sensor range or first measurement still pending.

17.6.13 **status_t** TMU_GetAverageTemperature (**TMU_Type** * *base*, **uint32_t** *siteIndex*, **uint32_t** * *temperature*)

The site must be part of the list of enabled monitored sites as defined by monitorSiteSelection in "tmu_config_t" structure.

Parameters

<i>base</i>	TMU peripheral base address.
<i>siteIndex</i>	The index of the site user want to read. 0U: site0 ~ 15U: site15.
<i>temperature</i>	Last average temperature reading at site n .

Returns

Execution status.

Return values

<i>kStatus_Success</i>	Temperature reading is valid.
------------------------	-------------------------------

Variable Documentation

<i>kStatus_Fail</i>	Temperature reading is not valid because temperature out of sensor range or first measurement still pending.
---------------------	--

17.6.14 void TMU_SetHighTemperatureThresold (TMU_Type * *base*, const tmu_threshold_config_t * *config*)

Parameters

<i>base</i>	TMU peripheral base address.
<i>config</i>	Pointer to configuration structure. Refer to "tmu_threshold_config_t" structure.

17.7 Variable Documentation

17.7.1 bool tmu_threshold_config_t::immediateThresoldEnable

17.7.2 bool tmu_threshold_config_t::AverageThresoldEnable

17.7.3 bool tmu_threshold_config_t::AverageCriticalThresoldEnable

17.7.4 uint8_t tmu_threshold_config_t::immediateThresoldValue

Valid when corresponding thresold is enabled. High temperature immediate threshold value. Determines the current upper temperature threshold, for anyenabled monitored site.

17.7.5 uint8_t tmu_threshold_config_t::averageThresoldValue

Valid when corresponding thresold is enabled. High temperature average threshold value. Determines the average upper temperature threshold, for any enabled monitored site.

17.7.6 uint8_t tmu_threshold_config_t::averageCriticalThresoldValue

Valid when corresponding thresold is enabled. High temperature average critical threshold value. Determines the average upper critical temperature threshold, for any enabled monitored site.

17.7.7 uint32_t tmu_interrupt_status_t::interruptDetectMask

Refer to "_tmu_interrupt_status_flags" enumeration.

17.7.8 uint16_t tmu_interrupt_status_t::immediateInterruptsSiteMask

Please refer to "_tmu_monitor_site" enumeration.

17.7.9 uint16_t tmu_interrupt_status_t::AverageInterruptsSiteMask

Please refer to "_tmu_monitor_site" enumeration.

17.7.10 uint16_t tmu_interrupt_status_t::AverageCriticalInterruptsSiteMask

Please refer to "_tmu_monitor_site" enumeration.

17.7.11 uint8_t tmu_config_t::monitorInterval

Please refer to specific table in RM.

17.7.12 uint16_t tmu_config_t::monitorSiteSelection

If no site is selected, site 0 is monitored by default. Refer to "_tmu_monitor_site" enumeration. Please look up relevant table in reference manual.

17.7.13 tmu_average_low_pass_filter_t tmu_config_t::averageLPF

For proper operation, this field should only change when monitoring is disabled.

Chapter 18

WDOG: Watchdog Timer Driver

18.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

18.2 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/wdog

Data Structures

- struct `wdog_work_mode_t`
Defines WDOG work mode. [More...](#)
- struct `wdog_config_t`
Describes WDOG configuration structure. [More...](#)
- struct `wdog_test_config_t`
Describes WDOG test mode configuration structure. [More...](#)

Enumerations

- enum `wdog_clock_source_t` {
 `kWDOG_LpoClockSource` = 0U,
 `kWDOG_AlternateClockSource` = 1U }
Describes WDOG clock source.
- enum `wdog_clock_prescaler_t` {
 `kWDOG_ClockPrescalerDivide1` = 0x0U,
 `kWDOG_ClockPrescalerDivide2` = 0x1U,
 `kWDOG_ClockPrescalerDivide3` = 0x2U,
 `kWDOG_ClockPrescalerDivide4` = 0x3U,
 `kWDOG_ClockPrescalerDivide5` = 0x4U,
 `kWDOG_ClockPrescalerDivide6` = 0x5U,
 `kWDOG_ClockPrescalerDivide7` = 0x6U,
 `kWDOG_ClockPrescalerDivide8` = 0x7U }
Describes the selection of the clock prescaler.
- enum `wdog_test_mode_t` {
 `kWDOG_QuickTest` = 0U,
 `kWDOG_ByteTest` = 1U }
Describes WDOG test mode.
- enum `wdog_tested_byte_t` {
 `kWDOG_TestByte0` = 0U,
 `kWDOG_TestByte1` = 1U,
 `kWDOG_TestByte2` = 2U,

Typical use case

`kWDOG_TestByte3 = 3U }`

Describes WDOG tested byte selection in byte test mode.

- enum `_wdog_interrupt_enable_t` { `kWDOG_InterruptEnable` = `WDOG_STCTRLH_IRQRSTEN_MASK` }

WDOG interrupt configuration structure, default settings all disabled.

- enum `_wdog_status_flags_t` {
 `kWDOG_RunningFlag` = `WDOG_STCTRLH_WDOGEN_MASK`,
 `kWDOG_TimeoutFlag` = `WDOG_STCTRLL_INTFLG_MASK` }

WDOG status flags.

Driver version

- #define `FSL_WDOG_DRIVER_VERSION` (MAKE_VERSION(2, 0, 0))

Defines WDOG driver version 2.0.0.

Unlock sequence

- #define `WDOG_FIRST_WORD_OF_UNLOCK` (0xC520U)
First word of unlock sequence.
- #define `WDOG_SECOND_WORD_OF_UNLOCK` (0xD928U)
Second word of unlock sequence.

Refresh sequence

- #define `WDOG_FIRST_WORD_OF_REFRESH` (0xA602U)
First word of refresh sequence.
- #define `WDOG_SECOND_WORD_OF_REFRESH` (0xB480U)
Second word of refresh sequence.

WDOG Initialization and De-initialization

- void `WDOG_GetDefaultConfig` (`wdog_config_t` *config)
Initializes the WDOG configuration structure.
- void `WDOG_Init` (`WDOG_Type` *base, const `wdog_config_t` *config)
Initializes the WDOG.
- void `WDOG_Deinit` (`WDOG_Type` *base)
Shuts down the WDOG.
- void `WDOG_SetTestModeConfig` (`WDOG_Type` *base, `wdog_test_config_t` *config)
Configures the WDOG functional test.

WDOG Functional Operation

- static void `WDOG_Enable` (`WDOG_Type` *base)
Enables the WDOG module.
- static void `WDOG_Disable` (`WDOG_Type` *base)
Disables the WDOG module.
- static void `WDOG_EnableInterrupts` (`WDOG_Type` *base, `uint32_t` mask)
Enables the WDOG interrupt.
- static void `WDOG_DisableInterrupts` (`WDOG_Type` *base, `uint32_t` mask)
Disables the WDOG interrupt.

- uint32_t [WDOG_GetStatusFlags](#) (WDOG_Type *base)
Gets the WDOG all status flags.
- void [WDOG_ClearStatusFlags](#) (WDOG_Type *base, uint32_t mask)
Clears the WDOG flag.
- static void [WDOG_SetTimeoutValue](#) (WDOG_Type *base, uint32_t timeoutCount)
Sets the WDOG timeout value.
- static void [WDOG_SetWindowValue](#) (WDOG_Type *base, uint32_t windowValue)
Sets the WDOG window value.
- static void [WDOG_Unlock](#) (WDOG_Type *base)
Unlocks the WDOG register written.
- void [WDOG_Refresh](#) (WDOG_Type *base)
Refreshes the WDOG timer.
- static uint16_t [WDOG_GetResetCount](#) (WDOG_Type *base)
Gets the WDOG reset count.
- static void [WDOG_ClearResetCount](#) (WDOG_Type *base)
Clears the WDOG reset count.

18.3 Data Structure Documentation

18.3.1 struct wdog_work_mode_t

Data Fields

- bool [enableStop](#)
Enables or disables WDOG in stop mode.
- bool [enableDebug](#)
Enables or disables WDOG in debug mode.

18.3.2 struct wdog_config_t

Data Fields

- bool [enableWdog](#)
Enables or disables WDOG.
- [wdog_clock_source_t](#) clockSource
Clock source select.
- [wdog_clock_prescaler_t](#) prescaler
Clock prescaler value.
- [wdog_work_mode_t](#) workMode
Configures WDOG work mode in debug stop and wait mode.
- bool [enableUpdate](#)
Update write-once register enable.
- bool [enableInterrupt](#)
Enables or disables WDOG interrupt.
- bool [enableWindowMode](#)
Enables or disables WDOG window mode.
- uint32_t [windowValue](#)
Window value.

Enumeration Type Documentation

- `uint32_t timeoutValue`
Timeout value.

18.3.3 struct wdog_test_config_t

Data Fields

- `wdog_test_mode_t testMode`
Selects test mode.
- `wdog_tested_byte_t testedByte`
Selects tested byte in byte test mode.
- `uint32_t timeoutValue`
Timeout value.

18.4 Macro Definition Documentation

18.4.1 #define FSL_WDOG_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))

18.5 Enumeration Type Documentation

18.5.1 enum wdog_clock_source_t

Enumerator

kWDOG_LpoClockSource WDOG clock sourced from LPO.

kWDOG_AlternateClockSource WDOG clock sourced from alternate clock source.

18.5.2 enum wdog_clock_prescaler_t

Enumerator

kWDOG_ClockPrescalerDivide1 Divided by 1.

kWDOG_ClockPrescalerDivide2 Divided by 2.

kWDOG_ClockPrescalerDivide3 Divided by 3.

kWDOG_ClockPrescalerDivide4 Divided by 4.

kWDOG_ClockPrescalerDivide5 Divided by 5.

kWDOG_ClockPrescalerDivide6 Divided by 6.

kWDOG_ClockPrescalerDivide7 Divided by 7.

kWDOG_ClockPrescalerDivide8 Divided by 8.

18.5.3 enum wdog_test_mode_t

Enumerator

kWDOG_QuickTest Selects quick test.

kWDOG_ByteTest Selects byte test.

18.5.4 enum wdog_tested_byte_t

Enumerator

kWDOG_TestByte0 Byte 0 selected in byte test mode.

kWDOG_TestByte1 Byte 1 selected in byte test mode.

kWDOG_TestByte2 Byte 2 selected in byte test mode.

kWDOG_TestByte3 Byte 3 selected in byte test mode.

18.5.5 enum _wdog_interrupt_enable_t

This structure contains the settings for all of the WDOG interrupt configurations.

Enumerator

kWDOG_InterruptEnable WDOG timeout generates an interrupt before reset.

18.5.6 enum _wdog_status_flags_t

This structure contains the WDOG status flags for use in the WDOG functions.

Enumerator

kWDOG_RunningFlag Running flag, set when WDOG is enabled.

kWDOG_TimeoutFlag Interrupt flag, set when an exception occurs.

18.6 Function Documentation

18.6.1 void WDOG_GetDefaultConfig (wdog_config_t * config)

This function initializes the WDOG configuration structure to default values. The default values are as follows.

Function Documentation

```
* wdogConfig->enableWdog = true;
* wdogConfig->clockSource = kWDOG_LpoClockSource;
* wdogConfig->prescaler = kWDOG_ClockPrescalerDivide1;
* wdogConfig->workMode.enableWait = true;
* wdogConfig->workMode.enableStop = false;
* wdogConfig->workMode.enableDebug = false;
* wdogConfig->enableUpdate = true;
* wdogConfig->enableInterrupt = false;
* wdogConfig->enableWindowMode = false;
* wdogConfig->windowValue = 0;
* wdogConfig->timeoutValue = 0xFFFFU;
*
```

Parameters

<i>config</i>	Pointer to the WDOG configuration structure.
---------------	--

See Also

[wdog_config_t](#)

18.6.2 void WDOG_Init (WDOG_Type * *base*, const wdog_config_t * *config*)

This function initializes the WDOG. When called, the WDOG runs according to the configuration. To reconfigure WDOG without forcing a reset first, enableUpdate must be set to true in the configuration.

This is an example.

```
* wdog_config_t config;
* WDOG_GetDefaultConfig(&config);
* config.timeoutValue = 0x7ffU;
* config.enableUpdate = true;
* WDOG_Init(wdog_base, &config);
*
```

Parameters

<i>base</i>	WDOG peripheral base address
<i>config</i>	The configuration of WDOG

18.6.3 void WDOG_Deinit (WDOG_Type * *base*)

This function shuts down the WDOG. Ensure that the WDOG_STCTRLH.ALLOWUPDATE is 1 which indicates that the register update is enabled.

18.6.4 void WDOG_SetTestModeConfig (WDOG_Type * *base*, wdog_test_config_t * *config*)

This function is used to configure the WDOG functional test. When called, the WDOG goes into test mode and runs according to the configuration. Ensure that the WDOG_STCTRLH.ALLOWUPDATE is 1 which means that the register update is enabled.

This is an example.

```
*  wdog_test_config_t test_config;
*  test_config.testMode = kWDOG_QuickTest;
*  test_config.timeoutValue = 0xfffffu;
*  WDOG_SetTestModeConfig(wdog_base, &test_config);
*
```

Parameters

<i>base</i>	WDOG peripheral base address
<i>config</i>	The functional test configuration of WDOG

18.6.5 static void WDOG_Enable (WDOG_Type * *base*) [inline], [static]

This function write value into WDOG_STCTRLH register to enable the WDOG, it is a write-once register, make sure that the WCT window is still open and this register has not been written in this WCT while this function is called.

Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

18.6.6 static void WDOG_Disable (WDOG_Type * *base*) [inline], [static]

This function writes a value into the WDOG_STCTRLH register to disable the WDOG. It is a write-once register. Ensure that the WCT window is still open and that register has not been written to in this WCT while the function is called.

Parameters

Function Documentation

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

18.6.7 static void WDOG_EnableInterrupts (WDOG_Type * *base*, uint32_t *mask*) [inline], [static]

This function writes a value into the WDOG_STCTRLH register to enable the WDOG interrupt. It is a write-once register. Ensure that the WCT window is still open and the register has not been written to in this WCT while the function is called.

Parameters

<i>base</i>	WDOG peripheral base address
<i>mask</i>	The interrupts to enable The parameter can be combination of the following source if defined. <ul style="list-style-type: none">• kWDOG_InterruptEnable

18.6.8 static void WDOG_DisableInterrupts (WDOG_Type * *base*, uint32_t *mask*) [inline], [static]

This function writes a value into the WDOG_STCTRLH register to disable the WDOG interrupt. It is a write-once register. Ensure that the WCT window is still open and the register has not been written to in this WCT while the function is called.

Parameters

<i>base</i>	WDOG peripheral base address
<i>mask</i>	The interrupts to disable The parameter can be combination of the following source if defined. <ul style="list-style-type: none">• kWDOG_InterruptEnable

18.6.9 uint32_t WDOG_GetStatusFlags (WDOG_Type * *base*)

This function gets all status flags.

This is an example for getting the Running Flag.

```
* uint32_t status;  
* status = WDOG_GetStatusFlags (wdog_base) &  
*     kWDOG_RunningFlag;
```


*

Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

Returns

State of the status flag: asserted (true) or not-asserted (false).

See Also

[_wdog_status_flags_t](#)

- true: a related status flag has been set.
- false: a related status flag is not set.

18.6.10 void WDOG_ClearStatusFlags (WDOG_Type * *base*, uint32_t *mask*)

This function clears the WDOG status flag.

This is an example for clearing the timeout (interrupt) flag.

```
* WDOG_ClearStatusFlags(wdog_base, kWDOG_TimeoutFlag);
*
```

Parameters

<i>base</i>	WDOG peripheral base address
<i>mask</i>	The status flags to clear. The parameter could be any combination of the following values. kWDOG_TimeoutFlag

18.6.11 static void WDOG_SetTimeoutValue (WDOG_Type * *base*, uint32_t *timeoutCount*) [inline], [static]

This function sets the timeout value. It should be ensured that the time-out value for the WDOG is always greater than 2xWCT time + 20 bus clock cycles. This function writes a value into WDOG_TOVALH and WDOG_TOVALL registers which are write-once. Ensure the WCT window is still open and the two registers have not been written to in this WCT while the function is called.

Function Documentation

Parameters

<i>base</i>	WDOG peripheral base address
<i>timeoutCount</i>	WDOG timeout value; count of WDOG clock tick.

18.6.12 static void WDOG_SetWindowValue (WDOG_Type * *base*, uint32_t *windowValue*) [inline], [static]

This function sets the WDOG window value. This function writes a value into WDOG_WINH and WDOG_WINL registers which are write-once. Ensure the WCT window is still open and the two registers have not been written to in this WCT while the function is called.

Parameters

<i>base</i>	WDOG peripheral base address
<i>windowValue</i>	WDOG window value.

18.6.13 static void WDOG_Unlock (WDOG_Type * *base*) [inline], [static]

This function unlocks the WDOG register written. Before starting the unlock sequence and following configuration, disable the global interrupts. Otherwise, an interrupt may invalidate the unlocking sequence and the WCT may expire. After the configuration finishes, re-enable the global interrupts.

Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

18.6.14 void WDOG_Refresh (WDOG_Type * *base*)

This function feeds the WDOG. This function should be called before the WDOG timer is in timeout. Otherwise, a reset is asserted.

Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

18.6.15 `static uint16_t WDOG_GetResetCount (WDOG_Type * base) [inline],
[static]`

This function gets the WDOG reset count value.

Function Documentation

Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

Returns

WDOG reset count value.

**18.6.16 static void WDOG_ClearResetCount (WDOG_Type * *base*) [inline],
[static]**

This function clears the WDOG reset count value.

Parameters

<i>base</i>	WDOG peripheral base address
-------------	------------------------------

Chapter 19 Debug Console

19.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. It consists of log, str, io. Log layer is used to handle the formatted log, push log to buffer or flush log to IO. STR layer is used to format the printf and scanf log. IO layer is a wrapper of various uart peripheral.

19.2 Function groups

19.2.1 Initialization

To initialize the debug console, call the `DbgConsole_Init()` function with these parameters. This function automatically enables the module and the clock.

```
/*
 * @brief Initializes the peripheral used to debug messages.
 *
 * @param baseAddr      Indicates which address of the peripheral is used to send debug messages.
 * @param baudRate      The desired baud rate in bits per second.
 * @param device         Low level device type for the debug console, can be one of:
 *                       @arg DEBUG_CONSOLE_DEVICE_TYPE_UART,
 *                       @arg DEBUG_CONSOLE_DEVICE_TYPE_LPUART,
 *                       @arg DEBUG_CONSOLE_DEVICE_TYPE_LPSCI,
 *                       @arg DEBUG_CONSOLE_DEVICE_TYPE_USBCDC.
 * @param clkSrcFreq     Frequency of peripheral source clock.
 *
 * @return              Whether initialization was successful or not.
 */
status_t DbgConsole_Init(uint32_t baseAddr, uint32_t baudRate, uint8_t device, uint32_t
                        clkSrcFreq)
```

Selects the supported debug console hardware device type, such as

```
DEBUG_CONSOLE_DEVICE_TYPE_NONE
DEBUG_CONSOLE_DEVICE_TYPE_LPSCI
DEBUG_CONSOLE_DEVICE_TYPE_UART
DEBUG_CONSOLE_DEVICE_TYPE_LPUART
DEBUG_CONSOLE_DEVICE_TYPE_USBCDC
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral.

This example shows how to call the `DbgConsole_Init()` given the user configuration structure.

```
uint32_t uartClkSrcFreq = CLOCK_GetFreq(BOARD_DEBUG_UART_CLKSRC);

DbgConsole_Init(BOARD_DEBUG_UART_BASEADDR, BOARD_DEBUG_UART_BAUDRATE,
                DEBUG_CONSOLE_DEVICE_TYPE_UART, uartClkSrcFreq);
```

Function groups

19.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

- Support a format specifier for PRINTF following this prototype "`%[flags][width][.precision][length]specifier`", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width sub-specifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description
Do not support	

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
x	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
o	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
c	Character
s	String of characters
n	Nothing printed

Function groups

- Support a format specifier for SCANF following this prototype " %[*][width][length]specifier", which is explained below

*	Description
An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.	

width	Description
This specifies the maximum number of characters to be read in the current reading operation.	

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
l	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
ll	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
c	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *

specifier	Qualifying Input	Type of argument
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
o	Octal Integer:	int *
s	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(const char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE    /* Select printf, scanf, putchar, getchar of SDK version. */
#define PRINTF           DbgConsole_Printf
#define SCANF            DbgConsole_Scanf
#define PUTCHAR          DbgConsole_Putchar
#define GETCHAR          DbgConsole_Getchar
#else                   /* Select printf, scanf, putchar, getchar of toolchain. */
#define PRINTF           printf
#define SCANF            scanf
#define PUTCHAR          putchar
#define GETCHAR          getchar
#endif /* SDK_DEBUGCONSOLE */
```

19.3 Typical use case

Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

Typical use case

Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalent 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\n\rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

Print out failure messages using MCUXpresso SDK __assert_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file ,
        line, func);
    for (;;)
    {}
}
```

Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl-_sbrk.c to your project.

Modules

- [Semihosting](#)

Data Structures

- struct [io_state_t](#)
State structure storing io. [More...](#)

Macros

- #define **SDK_DEBUGCONSOLE** 1U
Definition to select sdk or toolchain printf, scanf.

Typedefs

- typedef void(* **notify**)(size_t *size, bool rx, bool tx)
define a notify callback for IO
- typedef void(* **printfCb**)(char *buf, int32_t *indicator, char val, int len)
A function pointer which is used when format printf log.

Functions

- void **IO_Init**(io_state_t *io, uint32_t baudRate, uint32_t clkSrcFreq, uint8_t *ringBuffer)
io init function.
- status_t **IO_Deinit**(void)
Deinit IO.
- status_t **IO_Transfer**(uint8_t *ch, size_t size, bool tx)
io transfer function.
- status_t **IO_WaitIdle**(void)
io wait idle.
- status_t **LOG_Init**(uint32_t baseAddr, uint8_t device, uint32_t baudRate, uint32_t clkSrcFreq)
Initializes.
- void **LOG_Deinit**(void)
De-Initializes.
- int **LOG_Push**(uint8_t *buf, size_t size)
log push interface
- int **LOG_ReadLine**(uint8_t *buf, size_t size)
log read one line function
- int **LOG_ReadCharacter**(uint8_t *ch)
log read one character function
- status_t **LOG_WaitIdle**(void)
wait log and io idle
- int **LOG_Pop**(uint8_t *buf, size_t size)
log pop function
- int **StrFormatPrintf**(const char *fmt, va_list ap, char *buf, printfCb cb)
This function outputs its parameters according to a formatted string.
- int **StrFormatScanf**(const char *line_ptr, char *format, va_list args_ptr)
Converts an input line of ASCII characters based upon a provided string format.

Initialization

- status_t **DbgConsole_Init**(uint32_t baseAddr, uint32_t baudRate, uint8_t device, uint32_t clkSrcFreq)
Initializes the the peripheral used for debug messages.
- status_t **DbgConsole_Deinit**(void)
De-initializes the peripheral used for debug messages.
- int **DbgConsole_Printf**(const char *fmt_s,...)
Writes formatted output to the standard output stream.
- int **DbgConsole_Putchar**(int ch)

Function Documentation

- Writes a character to stdout.*
- int [DbgConsole_Scanf](#) (char *fmt_ptr,...)
Reads formatted data from the standard input stream.
- int [DbgConsole_Getchar](#) (void)
Reads a character from standard input.
- status_t [DbgConsole_Flush](#) (void)
Debug console flush log.

19.4 Data Structure Documentation

19.4.1 struct io_state_t

Data Fields

- void * [ioBase](#)
Base of the IP register.
- uint8_t [ioType](#)
device type

19.4.1.0.0.17 Field Documentation

19.4.1.0.0.17.1 void* io_state_t::ioBase

19.5 Macro Definition Documentation

19.5.1 #define SDK_DEBUGCONSOLE 1U

19.6 Typedef Documentation

19.6.1 typedef void(* notify)(size_t *size, bool rx, bool tx)

Parameters

<i>size,transfer</i>	data size.
<i>rx,indicate</i>	a rx transfer is success.
<i>tx,indicate</i>	a tx transfer is success.

19.7 Function Documentation

19.7.1 status_t DbgConsole_Init (uint32_t baseAddr, uint32_t baudRate, uint8_t device, uint32_t clkSrcFreq)

Call this function to enable debug log messages to be output via the specified peripheral, frequency of peripheral source clock, and base address at the specified baud rate. After this function has returned, stdout and stdin are connected to the selected peripheral.

Parameters

<i>baseAddr</i>	Indicates the address of the peripheral used to send debug messages.
<i>baudRate</i>	The desired baud rate in bits per second.
<i>device</i>	Low level device type for the debug console, can be one of the following. <ul style="list-style-type: none"> • <code>DEBUG_CONSOLE_DEVICE_TYPE_UART</code>, • <code>DEBUG_CONSOLE_DEVICE_TYPE_LPUART</code>, • <code>DEBUG_CONSOLE_DEVICE_TYPE_LPSCI</code>, • <code>DEBUG_CONSOLE_DEVICE_TYPE_USBCDC</code>.
<i>clkSrcFreq</i>	Frequency of peripheral source clock.

Returns

Indicates whether initialization was successful or not.

Return values

<i>kStatus_Success</i>	Execution successfully
<i>kStatus_Fail</i>	Execution failure
<i>kStatus_InvalidArgument</i>	Invalid argument existed

19.7.2 `status_t DbgConsole_Deinit (void)`

Call this function to disable debug log messages to be output via the specified peripheral base address and at the specified baud rate.

Returns

Indicates whether de-initialization was successful or not.

19.7.3 `int DbgConsole_Printf (const char * fmt_s, ...)`

Call this function to write a formatted output to the standard output stream.

Function Documentation

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

19.7.4 int DbgConsole_Putchar (int *ch*)

Call this function to write a character to stdout.

Parameters

<i>ch</i>	Character to be written.
-----------	--------------------------

Returns

Returns the character written.

19.7.5 int DbgConsole_Scanf (char * *fmt_ptr*, ...)

Call this function to read formatted data from the standard input stream.

Parameters

<i>fmt_ptr</i>	Format control string.
----------------	------------------------

Returns

Returns the number of fields successfully converted and assigned.

19.7.6 int DbgConsole_Getchar (void)

Call this function to read a character from standard input.

Returns

Returns the character read.

19.7.7 status_t DbgConsole_Flush (void)

Call this function to wait the buffer empty and io idle before. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

Returns

Indicates whether wait idle was successful or not.

19.7.8 void IO_Init (io_state_t * *io*, uint32_t *baudRate*, uint32_t *clkSrcFreq*, uint8_t * *ringBuffer*)

Call this function to init IO.

Parameters

<i>io</i>	configuration pointer
<i>baudRate</i>	baud rate
<i>clkSrcFreq</i>	clock freq
<i>ringbuffer</i>	used to receive character

19.7.9 status_t IO_Deinit (void)

Call this function to Deinit IO.

Returns

deinit status

19.7.10 status_t IO_Transfer (uint8_t * *ch*, size_t *size*, bool *tx*)

Call this function to transfer log. Print log:

```
* IO_Transfer(ch, size, true);
*
```

Scanf log:

```
* IO_Transfer(ch, size, false);
*
```

Function Documentation

Parameters

<i>ch</i>	transfer buffer pointer
<i>size</i>	transfer size
<i>tx</i>	indicate the transfer is TX or RX

19.7.11 **status_t** IO_WaitIdle (void)

Call this function to wait the io idle

Returns

Indicates whether wait idle was successful or not.

19.7.12 **status_t** LOG_Init (uint32_t *baseAddr*, uint8_t *device*, uint32_t *baudRate*, uint32_t *clkSrcFreq*)

Call this function to init the buffer

Parameters

<i>base-Addr,device</i>	base address
<i>device,device</i>	type
<i>baud-Rate,device</i>	communicate baudrate
<i>clkSrc-Freq,device</i>	source clock freq

Returns

Indicates whether initialization was successful or not.

Return values

<i>kStatus_Success</i>	Execution successfully
<i>kStatus_Fail</i>	Execution failure

19.7.13 void LOG_Deinit (void)

Call this function to deinit the buffer

Returns

Indicates whether Deinit was successful or not.

19.7.14 int LOG_Push (uint8_t * *buf*, size_t *size*)

Call this function to print log

Parameters

<i>fmt,buffer</i>	pointer
<i>size,available</i>	size

Returns

indicate the push size

Return values

	indicate buffer is full or transfer fail.
<i>size</i>	return the push log size.

19.7.15 int LOG_ReadLine (uint8_t * *buf*, size_t *size*)

Call this function to print log

Parameters

Function Documentation

<i>fmt,buffer</i>	pointer
<i>size,available</i>	size the number of the recieved character

19.7.16 int LOG_ReadCharacter (uint8_t * *ch*)

Call this function to GETCHAR

Parameters

<i>ch</i>	receive address the number of the recieved character
-----------	--

19.7.17 status_t LOG_WaitIdle (void)

Call this function to wait log buffer empty and io idle before enter low power mode.

Returns

Indicates whether wait idle was successful or not.

19.7.18 int LOG_Pop (uint8_t * *buf*, size_t *size*)

Call this function to pop log from buffer.

Parameters

<i>buf</i>	buffer address to pop
<i>size</i>	log size to pop

Returns

pop log size.

19.7.19 int StrFormatPrintf (const char * *fmt*, va_list *ap*, char * *buf*, printfCb *cb*)

Note

I/O is performed by calling given function pointer using following (*func_ptr)(c);

Parameters

in	<i>fmt_ptr</i>	Format string for printf.
in	<i>args_ptr</i>	Arguments to printf.
in	<i>buf</i>	pointer to the buffer
	<i>cb</i>	print callbck function pointer

Returns

Number of characters to be print

19.7.20 int StrFormatScanf (const char * *line_ptr*, char * *format*, va_list *args_ptr*)

Parameters

in	<i>line_ptr</i>	The input line of ASCII data.
in	<i>format</i>	Format first points to the format string.
in	<i>args_ptr</i>	The list of parameters.

Returns

Number of input items converted and assigned.

Return values

<i>IO_EOF</i>	When line_ptr is empty string "".
---------------	-----------------------------------

19.8 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as `printf()` and `scanf()`, to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

19.8.1 Guide Semihosting for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
3. The project is now ready to be built.

Step 2: Building the project

1. Compile and link the project by choosing Project>Make or F7.
2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

Step 3: Starting semihosting

1. Choose "Semihosting_IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
3. Start the project by choosing Project>Download and Debug.
4. Choose View>Terminal I/O to display the output from the I/O operations.

19.8.2 Guide Semihosting for Keil µVision

NOTE: Keil supports Semihosting only for Cortex-M3/Cortex-M4 cores.

Step 1: Prepare code

Remove function `fputc` and `fgetc` is used to support KEIL in "fsl_debug_console.c" and add the following code to project.

```
#pragma import(__use_no_semihosting_swi)

volatile int ITM_RxBuffer = ITM_RXBUFFER_EMPTY;    /* used for Debug Input */
```

```

struct __FILE
{
    int handle;
};
FILE __stdout;
FILE __stdin;

int fputc(int ch, FILE *f)
{
    return (ITM_SendChar(ch));
}

int fgetc(FILE *f)
{
    /* blocking */
    while (ITM_CheckChar() != 1)
        ;
    return (ITM_ReceiveChar());
}

int ferror(FILE *f)
{
    /* Your implementation of ferror */
    return EOF;
}

void _ttywrch(int ch)
{
    ITM_SendChar(ch);
}

void _sys_exit(int return_code)
{
label:
    goto label; /* endless loop */
}

```

Step 2: Setting up the environment

1. In menu bar, choose Project>Options for target or using Alt+F7 or click.
2. Select "Target" tab and not select "Use MicroLIB".
3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click OK.

Step 3: Building the project

1. Compile and link the project by choosing Project>Build Target or using F7.

Step 4: Building the project

1. Choose "Debug" on menu bar or Ctrl F5.
2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
3. Run line by line to see result in Console Window.

19.8.3 Guide Semihosting for KDS

NOTE: After the setting use "printf" for debugging.

Step 1: Setting up the environment

1. In menu bar, choose Project>Properties>C/C++ Build>Settings>Tool Settings.
2. Select "Libraries" on "Cross ARM C Linker" and delete "nosys".
3. Select "Miscellaneous" on "Cross ARM C Linker", add "-specs=rdimon.specs" to "Other link flages" and tick "Use newlib-nano", and click OK.

Step 2: Building the project

1. In menu bar, choose Project>Build Project.

Step 3: Starting semihosting

1. In Debug configurations, choose "Startup" tab, tick "Enable semihosting and Telnet". Press "Apply" and "Debug".
2. After clicking Debug, the Window is displayed same as below. Run line by line to see the result in the Console Window.

19.8.4 Guide Semihosting for MCUX

Step 1: Setting up the environment

1. To set debugger options, choose Project>Properties. select the setting category.
2. Select Tool Settings, unfold MCU C Compile.
3. Select Preprocessor item.
4. Set SDK_DEBUGCONSOLE=0, if set SDK_DEBUGCONSOLE=1, the log will be redirect to the UART.

Step 2: Building the project

1. Compile and link the project.

Step 3: Starting semihosting

1. Download and debug the project.
2. When the project runs successfully, the result can be seen in the Console window.

Semihosting can also be selected through the "Quick settings" menu in the left bottom window, Quick settings->SDK Debug Console->Semihost console.

19.8.5 Guide Semihosting for ARMGCC

Step 1: Setting up the environment

1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
2. Turn on "PuTTY". Set up as follows.
 - "Host Name (or IP address)" : localhost
 - "Port" :2333
 - "Connection type" : Telet.
 - Click "Open".
3. Increase "Heap/Stack" for GCC to 0x2000:

Add to "CMakeLists.txt"

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
defsym=__heap_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__heap_size__=0x2000")
```

Step 2: Building the project

1. Change "CMakeLists.txt":

Change "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=nano.specs")"

to "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=rdimon.specs")"

Replace paragraph

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-fno-common")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-ffunction-sections")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-fdata-sections")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-ffreestanding")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-fno-builtin")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-mthumb")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG}
-mapcs")
```

Semihosting

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} --gc-sections")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -static")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -z")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} muldefs")
```

To

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} --specs=rdimon.specs ")
```

Remove

```
target_link_libraries(semihosting_ARMGCC.elf debug nosys)
```

2. Run "build_debug.bat" to build project

Step 3: Starting semihosting

- (a) Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\trkr64f120m\driver_examples\semihosting\armgcc\debug
d:
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor reg pc = (0x00000004)
monitor reg sp = (0x00000000)
continue
```

- (b) After the setting, press "enter". The PuTTY window now shows the printf() output.

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, the Freescale logo, Kinetis, Processor Expert are trademarks of NXP B.V. Tower is a trademark of NXP. All other product or service names are the property of their respective owners. Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2017 NXP B.V.

Document Number: MCUXSDKIMX8MQAPIRM

Rev. B
Dec 2017

