## **MCUXpresso SDK API Reference Manual**

## **NXP Semiconductors**

Document Number: MCUXSDKIMX8MQAPIRM Rev. B

Dec 2017



## **Contents**

Chapter	Introduction	
Chapter	Driver errors status	
Chapter	Architectural Overview	
Chapter	Trademarks	
Chapter	Clock Driver	
5.1	Overview	11
5.2	Data Structure Documentation	24
5.2.1	struct osc_config_t	24
5.2.2	struct ccm_analog_frac_pll_config_t	
5.2.3	struct ccm_analog_sscg_pll_config_t	
5.3	Macro Definition Documentation	25
5.3.1	FSL_CLOCK_DRIVER_VERSION	25
5.3.2	ECSPI_CLOCKS	
5.3.3	GPIO_CLOCKS	
5.3.4	GPT_CLOCKS	25
5.3.5	I2C_CLOCKS	26
5.3.6	IOMUX_CLOCKS	26
5.3.7	PWM_CLOCKS	26
5.3.8	RDC_CLOCKS	26
5.3.9	SAI_CLOCKS	26
5.3.10	RDC_SEMA42_CLOCKS	27
5.3.11	UART_CLOCKS	27
5.3.12	USDHC_CLOCKS	27
5.3.13	WDOG_CLOCKS	27
5.3.14	TMU_CLOCKS	27
5.3.15	SDMA_CLOCKS	28
5.3.16	MU_CLOCKS	28
5.3.17	kCLOCK_CoreSysClk	28
5.3.18	CLOCK_GetCoreSysClkFreq	28
5.4	Enumeration Type Documentation	28

MCUXpresso SDK API Reference Manual

Section	Contents	Page
Number	Title	Number
5.4.1	clock_name_t	28
5.4.2	clock_ip_name_t	28
5.4.3	clock_root_control_t	30
5.4.4	clock_rootmux_m4_clk_sel_t	
5.4.5	clock_rootmux_axi_clk_sel_t	31
5.4.6	clock_rootmux_ahb_clk_sel_t	31
5.4.7	clock_rootmux_qspi_clk_sel_t	31
5.4.8	clock_rootmux_ecspi_clk_sel_t	32
5.4.9	clock_rootmux_i2c_clk_sel_t	
5.4.10	clock_rootmux_uart_clk_sel_t	32
5.4.11	clock_rootmux_gpt_t	
5.4.12	clock_rootmux_wdog_clk_sel_t	
5.4.13	clock_rootmux_Pwm_clk_sel_t	
5.4.14	clock_rootmux_sai_clk_sel_t	
5.4.15	clock_pll_gate_t	
5.4.16	clock_gate_value_t	
5.4.17	clock_pll_bypass_ctrl_t	
5.4.18	clock_pll_clke_t	
5.4.19	_osc_mode	
5.4.20	osc32_src_t	
5.4.21	_ccm_analog_pll_ref_clk	
5.5	Function Documentation	
5.5.1	CLOCK_SetRootMux	
5.5.2	CLOCK_GetRootMux	
5.5.3	CLOCK_EnableRoot	
5.5.4	CLOCK_DisableRoot	
5.5.5	CLOCK_IsRootEnabled	
5.5.6	CLOCK_UpdateRoot	
5.5.7	CLOCK_SetRootDivider	40
5.5.8	CLOCK_GetRootPreDivider	
5.5.9	CLOCK_GetRootPostDivider	
5.5.10	CLOCK InitOSC25M	
5.5.11	CLOCK_DeinitOSC25M	
5.5.12	CLOCK_InitOSC27M	
5.5.13	CLOCK_DeinitOSC27M	
5.5.14	CLOCK_SwitchOSC32Src	
5.5.15	CLOCK_ControlGate	
5.5.16	CLOCK_EnableClock	
5.5.17	CLOCK_DisableClock	
5.5.17	CLOCK_PowerUpPll	
5.5.19	CLOCK_PowerDownPll	
5.5.20	CLOCK_SetPllBypass	
5.5.21	CLOCK_IsPllBypassed	
5.5.22	CLOCK_ISPIlLocked	
J.J.44	CLOCK_ISI IILUCKCU	44

-	Contents	_
Section		Page
Number	Title	Number
5.5.23	CLOCK_EnableAnalogClock	45
5.5.24	CLOCK_DisableAnalogClock	46
5.5.25	CLOCK_OverrideAnalogClke	46
5.5.26	CLOCK_OverridePllPd	46
5.5.27	CLOCK_InitArmPll	47
5.5.28	CLOCK_InitSysPll1	48
5.5.29	CLOCK_InitSysPll2	48
5.5.30	CLOCK_InitSysPll3	48
5.5.31	CLOCK_InitDramPll	
5.5.32	CLOCK_InitAudioPll1	
5.5.33	CLOCK_InitAudioPll2	
5.5.34	CLOCK_InitVideoPll1	
5.5.35	CLOCK_InitVideoPll2	
5.5.36	CLOCK_InitSSCGPIl	
5.5.37	CLOCK_GetSSCGPllFreq	
5.5.38	CLOCK_InitFracPll	
5.5.39	CLOCK_GetFracPllFreq	
5.5.40	CLOCK_GetPllFreq	
5.5.41	CLOCK_GetPllRefClkFreq	
5.5.42	CLOCK_GetFreq	
5.5.43	CLOCK_GetCoreM4Freq	
5.5.44	<del>_</del>	
5.5.45	CLOCK_GetAbbError	
3.3.43	CLOCK_GetAhbFreq	32
Chapter	ECSPI: Serial Peripheral Interface Driver	
6.1	Overview	55
6.2	ECSPI Driver	50
6.2.1	Overview	
6.2.2	Typical use case	
6.2.3	Data Structure Documentation	
6.2.4	Macro Definition Documentation	
6.2.5	Enumeration Type Documentation	
6.2.6	Function Documentation	
6.3	ECSPI FreeRTOS Driver	78
6.3.1	Overview	
6.3.2	Function Documentation	
Chapter	GPT: General Purpose Timer	
7.1	Overview	81
		-
7.2	Function groups	81

MCUXpresso SDK API Reference Manual

Section	Contents		ī	Page
Number	Title	N		nber
7.2.1	Initialization and deinitialization			
7.3	Typical use case			81
7.3.1	GPT interrupt example			81
7.4	Data Structure Documentation			84
7.4.1	struct gpt_config_t			
7.4.1	struct gpt_coning_t	•		04
7.5	<b>Enumeration Type Documentation</b>			
7.5.1	gpt_clock_source_t			85
7.5.2	<pre>gpt_input_capture_channel_t</pre>			85
7.5.3	<pre>gpt_input_operation_mode_t</pre>			86
7.5.4	<pre>gpt_output_compare_channel_t</pre>			86
7.5.5	<pre>gpt_output_operation_mode_t</pre>			86
7.5.6	gpt_interrupt_enable_t			86
7.5.7	gpt_status_flag_t			87
7.6	Function Documentation			87
7. <b>6</b> .1				_
	GPT_Init			
7.6.2	GPT_CotDefaultConf			
7.6.3	GPT_GetDefaultConfig			
7.6.4	GPT_SoftwareReset			
7.6.5	GPT_SetClockSource			
7.6.6	GPT_GetClockSource			
7.6.7	GPT_SetClockDivider			
7.6.8	GPT_GetClockDivider			
7.6.9	GPT_SetOscClockDivider			
7.6.10	GPT_GetOscClockDivider			
7.6.11	GPT_StartTimer			
7.6.12	GPT_StopTimer			90
7.6.13	GPT_GetCurrentTimerCount			90
7.6.14	GPT_SetInputOperationMode			90
7.6.15	GPT_GetInputOperationMode			90
7.6.16	GPT_GetInputCaptureValue			91
7.6.17	GPT_SetOutputOperationMode			91
7.6.18	GPT_GetOutputOperationMode			92
7.6.19	GPT_SetOutputCompareValue			92
7.6.20	GPT_GetOutputCompareValue			
7.6.21	GPT_ForceOutput			
7.6.22	GPT_EnableInterrupts			
7.6.23	GPT_DisableInterrupts			
7.6.24	GPT_GetEnabledInterrupts			
7.6.25	GPT_GetStatusFlags			
7.6.26	GPT_ClearStatusFlags			
	<u> </u>	•	•	<i>,</i> ,

Section	Contents	Page
Number	Title	Number
Chapter	<b>GPIO:</b> General-Purpose Input/Output Driver	
8.1	Overview	95
8.2	GPIO Driver	96
8.2.1	Overview	96
8.2.2	Typical use case	96
8.2.3	Data Structure Documentation	98
8.2.4	Macro Definition Documentation	98
8.2.5	Enumeration Type Documentation	98
8.2.6	Function Documentation	
Chapter	I2C: Inter-Integrated Circuit Driver	
9.1	Overview	107
9.2	I2C Driver	108
9.2.1	Overview	
9.2.2	Typical use case	
9.2.3	Data Structure Documentation	
9.2.4	Macro Definition Documentation	
9.2.5	Typedef Documentation	
9.2.6	Enumeration Type Documentation	
9.2.7	Function Documentation	
9.3	I2C FreeRTOS Driver	131
9.3.1	Overview	
9.3.2	Function Documentation	
Chapter	PWM: Pulse Width Modulation Driver	
10.1	Overview	133
10.2	PWM Driver	134
10.2.1	Overview	
10.2.2	Typical use case	
10.2.3	Enumeration Type Documentation	
10.2.4	Function Documentation	
Chapter	UART: Universal Asynchronous Receiver/Transmitter Driver	
11.1	Overview	145
11.2	UART Driver	146
11.2.1	Overview	
11.4.1	O TOTAL TO THE TAXABLE PARTIES OF	170

MCUXpresso SDK API Reference Manual

NXP Semiconductors

vii

Section	Contents	Page
Number	Title	Number
11.2.2	Typical use case	146
11.2.3	Data Structure Documentation	
11.2.4	Macro Definition Documentation	
11.2.5	Typedef Documentation	
11.2.6	Enumeration Type Documentation	
11.2.7	Function Documentation	
11.2.8	Variable Documentation	171
11.3	UART FreeRTOS Driver	172
11.3.1	Overview	172
11.3.2	Data Structure Documentation	172
11.3.3	Function Documentation	173
Chapter	MU: Messaging Unit	
12.1	Overview	177
12.2	Function description	177
12.2.1	MU initialization	177
12.2.2	MU message	177
12.2.3	MU flags	178
12.2.4	Status and interrupt	
12.2.5	MU misc functions	178
12.3	Macro Definition Documentation	181
12.3.1	FSL_MU_DRIVER_VERSION	181
12.4	Enumeration Type Documentation	181
12.4.1	_mu_status_flags	
12.4.2	_mu_interrupt_enable	
12.4.3	_mu_interrupt_trigger	182
12.5	Function Documentation	
12.5.1	MU_Init	
12.5.2	MU_Deinit	
12.5.3	MU_SendMsgNonBlocking	
12.5.4	MU_SendMsg	183
12.5.5	MU_ReceiveMsgNonBlocking	183
12.5.6	MU_ReceiveMsg	184
12.5.7	MU_SetFlagsNonBlocking	184
12.5.8	MU_SetFlags	185
12.5.9	MU_GetFlags	185
12.5.10	MU_GetStatusFlags	185
12.5.11	MU_ClearStatusFlags	
12.5.12	MU_EnableInterrupts	187

C4:	Contents	D
Section Number	Title	Page Number
12.5.13	MU_DisableInterrupts	
12.5.13	MU_TriggerInterrupts	
12.5.14	MU_ClearNmi	
12.5.16	MU_BootCoreB	
12.5.17	MU_HoldCoreBReset	
12.5.17	MU BootOtherCore	
12.5.19	MU_HoldOtherCoreReset	
12.5.20	MU_ResetBothSides	
12.5.21	MU_HardwareResetOtherCore	
12.5.22	MU_SetClockOnOtherCoreEnable	
12.5.23	MU_GetOtherCorePowerMode	
Chapter	RDC: Resource Domain Controller	
13.1	Overview	193
13.2	Data Structure Documentation	195
13.2.1	struct rdc_hardware_config_t	
13.2.2	struct rdc_domain_assignment_t	
13.2.3	struct rdc_periph_access_config_t	
13.2.4	struct rdc_mem_access_config_t	
13.2.5	struct rdc_mem_status_t	197
13.3	Macro Definition Documentation	197
13.3.1	FSL_RDC_DRIVER_VERSION	
13.4	<b>Enumeration Type Documentation</b>	197
13.4.1	_rdc_interrupts	
13.4.2	_rdc_flags	198
13.4.3	_rdc_access_policy	198
13.5	Function Documentation	198
13.5.1	RDC_Init	
13.5.2	RDC_Deinit	198
13.5.3	RDC_GetHardwareConfig	
13.5.4	RDC_EnableInterrupts	199
13.5.5	RDC_DisableInterrupts	
13.5.6	RDC_GetInterruptStatus	199
13.5.7	RDC_ClearInterruptStatus	
13.5.8	RDC_GetStatus	
13.5.9	RDC_ClearStatus	
13.5.10	RDC_SetMasterDomainAssignment	
13.5.11	RDC_GetDefaultMasterDomainAssignment	
13.5.12	RDC_LockMasterDomainAssignment	
13.5.13	RDC_SetPeriphAccessConfig	
-		

MCUXpresso SDK API Reference Manual NXP Semiconductors

ix

Section	Contents		Daga
Number	Title	N	Page nber
13.5.14	RDC_GetDefaultPeriphAccessConfig		
13.5.15	RDC_LockPeriphAccessConfig		
13.5.16	RDC_SetMemAccessConfig		
13.5.17	RDC_GetDefaultMemAccessConfig		
13.5.17	RDC_LockMemAccessConfig		
13.5.19	RDC_SetMemAccessValid		
13.5.20	RDC_GetMemViolationStatus		
13.5.21	RDC_ClearMemViolationFlag		
13.5.22	RDC_GetCurrentMasterDomainId		
Chapter	RDC_SEMA42: Hardware Semaphores Driver		
14.1	Overview		 205
14.2	Macro Definition Documentation		 206
14.2.1	RDC_SEMA42_GATE_NUM_RESET_ALL		 206
14.2.2	RDC_SEMA42_GATEn		 206
14.2.3	RDC_SEMA42_GATE_COUNT		 206
14.3	Function Documentation		 206
14.3.1	RDC_SEMA42_Init		 206
14.3.2	RDC_SEMA42_Deinit		 206
14.3.3	RDC_SEMA42_TryLock		 207
14.3.4	RDC_SEMA42_Lock		 207
14.3.5	RDC_SEMA42_Unlock		 208
14.3.6	RDC_SEMA42_GetLockMasterIndex		 208
14.3.7	RDC_SEMA42_GetLockDomainID		 208
14.3.8	RDC_SEMA42_ResetGate		 209
14.3.9	RDC_SEMA42_ResetAllGates		 210
Chapter	SAI: Serial Audio Interface		
15.1	Overview		 211
15.2	Typical use case		 211
15.2.1	SAI Send/receive using an interrupt method		 211
15.2.2	SAI Send/receive using a DMA method		
15.3	Data Structure Documentation		 217
15.3.1	struct sai_config_t		 217
15.3.2	struct sai_transfer_format_t		
15.3.3	struct sai_transfer_t		
15.3.4	struct _sai_handle		
15.4	Macro Definition Documentation		 219

Section	Contents	Page
Number	Title	Number
15.4.1	SAI_XFER_QUEUE_SIZE	219
15.5	Enumeration Type Documentation	
15.5.1	_sai_status_t	
15.5.2	sai_protocol_t	
15.5.3	sai_master_slave_t	
15.5.4	sai_mono_stereo_t	
15.5.5	sai_sync_mode_t	220
15.5.6	sai_mclk_source_t	220
15.5.7	sai_bclk_source_t	220
15.5.8	_sai_interrupt_enable_t	220
15.5.9	_sai_dma_enable_t	
15.5.10	_sai_flags	221
15.5.11	sai_reset_type_t	221
15.5.12	sai_fifo_packing_t	221
15.5.13	sai_sample_rate_t	221
15.5.14	sai_word_width_t	222
15.6	Function Documentation	222
15.6.1	SAI_TxInit	222
15.6.2	SAI_RxInit	222
15.6.3	SAI_TxGetDefaultConfig	223
15.6.4	SAI_RxGetDefaultConfig	223
15.6.5	SAI_Deinit	223
15.6.6	SAI_TxReset	224
15.6.7	SAI_RxReset	224
15.6.8	SAI_TxEnable	224
15.6.9	SAI_RxEnable	
15.6.10	SAI_TxGetStatusFlag	225
15.6.11	SAI_TxClearStatusFlags	
15.6.12	SAI_RxGetStatusFlag	225
15.6.13	SAI_RxClearStatusFlags	226
15.6.14	SAI_TxSoftwareReset	227
15.6.15	SAI_RxSoftwareReset	227
15.6.16	SAI_TxSetChannelFIFOMask	
15.6.17	SAI_RxSetChannelFIFOMask	228
15.6.18	SAI_TxSetFIFOPacking	228
15.6.19	SAI_RxSetFIFOPacking	
15.6.20	SAI_TxSetFIFOErrorContinue	228
15.6.21	SAI_RxSetFIFOErrorContinue	
15.6.22	SAI_TxEnableInterrupts	
15.6.23	SAI_RxEnableInterrupts	
15.6.24	SAI_TxDisableInterrupts	
15.6.25	SAI_RxDisableInterrupts	
15.6.26	SAI_TxEnableDMA	231

MCUXpresso SDK API Reference Manual

Section	Contents	Dogo
Number	Title	Page Number
15.6.27	SAI_RxEnableDMA	
15.6.28	SAI_TxGetDataRegisterAddress	
15.6.29	SAI_RxGetDataRegisterAddress	
15.6.30	SAI_TxSetFormat	
15.6.31	SAI_RxSetFormat	
15.6.32	SAI_WriteBlocking	
15.6.33	SAI_WriteData	
	<del>-</del>	
15.6.34	SAL Bood Date	
15.6.35	SAI_ReadData	
15.6.36	SAI_TransferTxCreateHandle	
15.6.37	SAI_TransferRxCreateHandle	
15.6.38	SAI_TransferTxSetFormat	
15.6.39	SAI_TransferRxSetFormat	
15.6.40	SAI_TransferSendNonBlocking	
15.6.41	SAI_TransferReceiveNonBlocking	
15.6.42	SAI_TransferGetSendCount	
15.6.43	SAI_TransferGetReceiveCount	
15.6.44	SAI_TransferAbortSend	
15.6.45	SAI_TransferAbortReceive	
15.6.46	SAI_TransferTerminateSend	
15.6.47	SAI_TransferTerminateReceive	242
15.6.48	SAI_TransferTxHandleIRQ	242
15.6.49	SAI_TransferRxHandleIRQ	242
15.7	SAI DMA Driver	243
15.8	SAI eDMA Driver	244
15.9	SAI SDMA Driver	245
Chapter	SEMA4: Hardware Semaphores Driver	
16.1	Overview	247
16.2	Macro Definition Documentation	248
16.2.1	SEMA4_GATE_NUM_RESET_ALL	
10.2.1	SEMA4_GATE_NUM_RESET_ALL	248
16.3	Function Documentation	248
16.3.1	SEMA4_Init	248
16.3.2	SEMA4_Deinit	248
16.3.3	SEMA4_TryLock	
16.3.4	SEMA4_Lock	
16.3.5	SEMA4 Unlock	
16.3.6	SEMA4_GetLockProc	
16.3.7	SEMA4_ResetGate	
		0

Section	Contents	Page
Number	Title	Number
16.3.8	SEMA4_ResetAllGates	
16.3.9	SEMA4_EnableGateNotifyInterrupt	
16.3.10	SEMA4_DisableGateNotifyInterrupt	
16.3.11	SEMA4_GetGateNotifyStatus	
16.3.12	SEMA4_ResetGateNotify	
16.3.13	SEMA4_ResetAllGateNotify	252
Chapter	TMU: Thermal Management Unit Driver	
17.1	Overview	255
17.2	Typical use case	255
17.2.1	Monitor and report Configuration	
17.3	Data Structure Documentation	
17.3.1	struct tmu_thresold_config_t	
17.3.2	struct tmu_interrupt_status_t	
17.3.3	struct tmu_config_t	258
17.4	Macro Definition Documentation	258
17.4.1	FSL_TMU_DRIVER_VERSION	258
17.5	Enumeration Type Documentation	258
17.5.1	_tmu_interrupt_enable	
17.5.2	tmu_interrupt_status_flags	
17.5.3	_tmu_status_flags	
17.5.4	tmu_average_low_pass_filter_t	
17.6	Function Documentation	259
17.6.1	TMU_Init	
17.6.2	TMU_Deinit	
17.6.3	TMU_GetDefaultConfig	260
17.6.4	TMU_Enable	260
17.6.5	TMU_EnableInterrupts	260
17.6.6	TMU_DisableInterrupts	260
17.6.7	TMU_GetInterruptStatusFlags	261
17.6.8	TMU_ClearInterruptStatusFlags	261
17.6.9	TMU_GetStatusFlags	261
17.6.10	TMU_GetHighestTemperature	261
17.6.11	TMU_GetLowestTemperature	262
17.6.12	TMU_GetImmediateTemperature	262
17.6.13	TMU_GetAverageTemperature	263
17.6.14	TMU_SetHighTemperatureThresold	264
17.7	Variable Documentation	264
17.7.1	immediateThresoldEnable	
		. =

MCUXpresso SDK API Reference Manual

NXP Semiconductors xiii

Coation	Contents	Dage
Section Number	Title	Page Number
17.7.2		
17.7.2	Average Critical Thresold Enable	
17.7.3	AverageCriticalThresoldEnable	
17.7.4		
	averageThresoldValue	
17.7.6	averageCriticalThresoldValue	
17.7.7	interruptDetectMask	
17.7.8	immediateInterruptsSiteMask	
17.7.9	AverageInterruptsSiteMask	
17.7.10	AverageCriticalInterruptsSiteMask	
17.7.11	monitorInterval	
17.7.12	monitorSiteSelection	
17.7.13	averageLPF	265
Chapter	WDOG: Watchdog Timer Driver	
18.1	Overview	267
18.2	Typical use case	267
18.3	Data Structure Documentation	269
18.3.1	struct wdog_work_mode_t	
18.3.2	struct wdog_config_t	
18.3.3	struct wdog_test_config_t	
18.4	Macro Definition Documentation	270
18.4.1	FSL_WDOG_DRIVER_VERSION	
18.5	Enumeration Type Documentation	270
18.5.1	wdog_clock_source_t	270
18.5.2	wdog_clock_prescaler_t	270
18.5.3	wdog_test_mode_t	271
18.5.4	wdog_tested_byte_t	271
18.5.5	_wdog_interrupt_enable_t	271
18.5.6	_wdog_status_flags_t	271
18.6	Function Documentation	271
18.6.1	WDOG_GetDefaultConfig	271
18.6.2	WDOG_Init	272
18.6.3	WDOG_Deinit	272
18.6.4	WDOG_SetTestModeConfig	273
18.6.5	WDOG_Enable	273
18.6.6	WDOG_Disable	273
18.6.7	WDOG_EnableInterrupts	274
18.6.8	WDOG_DisableInterrupts	274
18.6.9	WDOG_GetStatusFlags	

Section	Contents			
Number	Title	Page Number		
18.6.10	WDOG_ClearStatusFlags			
18.6.11	WDOG_SetTimeoutValue			
18.6.12	WDOG SetWindowValue			
18.6.13	WDOG_Unlock			
18.6.14	WDOG_Refresh			
18.6.15	WDOG_GetResetCount			
18.6.16	WDOG_ClearResetCount			
Chapter	Debug Console			
19.1	Overview	279		
19.2	Function groups	279		
19.2.1	Initialization			
19.2.2	Advanced Feature	280		
19.3	Typical use case	283		
19.4	Data Structure Documentation	286		
19.4.1	struct io_state_t			
171111	5446176_54466_5	200		
19.5	Macro Definition Documentation	286		
19.5.1	SDK_DEBUGCONSOLE	286		
19.6	Typedef Documentation	286		
19.6.1	notify			
19.7	Function Documentation	286		
19.7.1	DbgConsole_Init			
19.7.1	DbgConsole_Deinit			
19.7.3	DbgConsole_Printf			
19.7.4	DbgConsole_Putchar			
19.7.5	DbgConsole_Scanf			
19.7.6	DbgConsole_Getchar			
19.7.7	DbgConsole_Flush			
19.7.8	IO_Init			
19.7.9	IO_Deinit			
19.7.10	IO_Transfer			
19.7.11	IO_WaitIdle			
19.7.12	LOG_Init	290		
19.7.13	LOG_Deinit			
19.7.14	LOG_Push			
19.7.15	LOG_ReadLine			
19.7.16	LOG_ReadCharacter			
19.7.17	LOG_WaitIdle	292		
19.7.18	LOG_Pop	292		

MCUXpresso SDK API Reference Manual
NXP Semiconductors

Section	Contents	Page
Number	Title	Number
19.7.19	StrFormatPrintf	292
19.7.20	StrFormatScanf	293
19.8	Semihosting	294
19.8.1	Guide Semihosting for IAR	294
19.8.2	Guide Semihosting for Keil µVision	294
19.8.3	Guide Semihosting for KDS	296
19.8.4	Guide Semihosting for MCUX	296
19.8.5	Guide Semihosting for ARMGCC	297

## Chapter 1 Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support, USB stack, and integrated R-TOS support for FreeRTOS TM. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The MCUXpresso SDK Web Builder is available to provide access to all MCUXpresso SDK packages. See the MCUXpresso Software Development Kit (SD-K) Release Notes (document MCUXSDKRN) in the Supported Devices section at MCUXpresso-SDK: Software Development Kit for MCUXpresso for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm<sup>®</sup> and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
  - A USB device, host, and OTG stack with comprehensive USB class support.
  - CMSIS-DSP, a suite of common signal processing functions.
  - The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

All demo applications and driver examples are provided with projects for the following toolchains:

- IAR Embedded Workbench
- Keil MDK
- MCUXpresso IDE

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTO-S wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the <a href="http://mcuxpresso.nxp.com/apidoc/"mcuxpresso.nxp.com/apidoc/"http://mcuxpre

Deliverable	Location	
Demo Applications	<install_dir>/boards/<board_name>/demo</board_name></install_dir>	
	apps	
Driver Examples	<pre><install_dir>/boards/<board_name>/driver</board_name></install_dir></pre>	
	examples	
Documentation	<install_dir>/docs</install_dir>	
Middleware	<install_dir>/middleware</install_dir>	
Drivers	<install_dir>/<device_name>/drivers/</device_name></install_dir>	
CMSIS Standard Arm Cortex-M Headers, math	<install_dir>/CMSIS</install_dir>	
and DSP Libraries		
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/</toolchain></device_name></install_dir>	
MCUXpresso SDK Utilities	<pre><install_dir>/devices/<device_name>/utilities</device_name></install_dir></pre>	
RTOS Kernel Code	<install_dir>/rtos</install_dir>	

Table 2: MCUXpresso SDK Folder Structure

# **Chapter 2 Driver errors status**

- kStatus\_ECSPI\_Busy = 6400
- kStatus\_ECSPI\_Idle = 6401
- kStatus\_ECSPI\_Error = 6402
- kStatus ECSPI HardwareOverFlow = 6403
- kStatus\_I2C\_Busy = 1100
- kStatus\_I2C\_Idle = 1101
- kStatus\_I2C\_Nak = 1102
- kStatus I2C ArbitrationLost = 1103
- kStatus\_I2C\_Timeout = 1104
- kStatus\_I2C\_Addr\_Nak = 1105
- kStatus\_UART\_TxBusy = 2800
- kStatus\_UART\_RxBusy = 2801
- kStatus\_UART\_TxIdle = 2802
- kStatus\_UART\_RxIdle = 2803
- kStatus\_UART\_TxWatermarkTooLarge = 2804
- kStatus\_UART\_RxWatermarkTooLarge = 2805
- kStatus\_UART\_FlagCannotClearManually = 2806
- kStatus\_UART\_Error = 2807
- kStatus\_UART\_RxRingBufferOverrun = 2808
- kStatus\_UART\_RxHardwareOverrun = 2809
- kStatus\_UART\_NoiseError = 2810
- kStatus\_UART\_FramingError = 2811
- kStatus UART ParityError = 2812
- kStatus\_UART\_BaudrateNotSupport = 2813
- kStatus\_UART\_BreakDetect = 2814
- kStatus\_SAI\_TxBusy = 1900
- kStatus\_SAI\_RxBusy = 1901
- kStatus\_SAI\_TxError = 1902
- kStatus\_SAI\_RxError = 1903
- kStatus\_SAI\_QueueFull = 1904
- kStatus\_SAI\_TxIdle = 1905
- kStatus\_SAI\_RxIdle = 1906

## Chapter 3 Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

#### Overview

The MCUXpresso SDK architecture consists of five key components listed below.

- 1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
- 2. Peripheral Drivers
- 3. Real-time Operating Systems (RTOS)
- 4. Stacks and Middleware that integrate with the MCUXpresso SDK
- 5. Demo Applications based on the MCUXpresso SDK




Figure 1: MCUXpresso SDK Block Diagram

## MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides a access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

## **CMSIS Support**

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

## **MCUXpresso SDK Peripheral Drivers**

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, fsl\_common.h, and fsl\_clock.h files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

## **Interrupt handling for transactional APIs**

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

PUBWEAK SPIO\_IRQHandler
PUBWEAK SPIO\_DriverIRQHandler
SPIO\_IRQHandler

```
LDR R0, =SPI0_DriverIRQHandler
BX R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/<-DEVICE\_NAME>/<TOOLCHAIN>/startup\_<DEVICE\_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0\_DriverIRQHandler) jumps to itself (B .). The MCUXpresso SDK drivers with transactional APIs provide the reimplementation of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0\_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCU-Xpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0\_UART1\_IRQHandler according to the use case requirements.

#### **Feature Header Files**

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

## **Application**

See the Getting Started with MCUXpresso SDK document (MCUXSDKGSUG).

## Chapter 4 **Trademarks**

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/Sales-

TermsandConditions

NXP, the NXP logo, Freescale, the Freescale logo, Kinetis, and Processor Expert are trademarks of N-XP B.V. Tower is a trademark of NXP B.V. All other product or service names are the property of their respective owners. ARM, ARM powered logo, Keil, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2017 NXP B.V.

MCUXpresso SDK API Reference Manual

9

## Chapter 5 Clock Driver

## 5.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

## **Data Structures**

• struct osc\_config\_t

OSC configuration structure. More...

struct ccm\_analog\_frac\_pll\_config\_t

Fractional-N PLL configuration. More...

• struct ccm\_analog\_sscg\_pll\_config\_t

SSCG PLL configuration. More...

## **Macros**

#define OSC25M\_CLK\_FREQ 25000000U

XTAL 25M clock frequency.

#define OSC27M\_CLK\_FREQ 27000000U

XTAL 27M clock frequency.

#define HDMI\_PHY\_27M\_FREQ 27000000U

HDMI PHY 27M clock frequency.

#define CLKPN\_FREQ 0U

clock1PN frequency.

#define ECSPI\_CLOCKS

Clock ip name array for ECSPI.

#define GPIO CLOCKS

Clock ip name array for GPIO.

#define GPT\_CLOCKS

Clock ip name array for GPT.

#define I2C\_CLOCKS

Clock ip name array for I2C.

#define IOMUX\_CLOCKS

Clock ip name array for IOMUX.

#define PWM\_CLOCKS

Clock ip name array for PWM.

#define RDC\_CLOCKS

Clock ip name array for RDC.

#define SAI CLOCKS

Clock ip name array for SAI.

#define RDC\_SEMA42\_CLOCKS

Clock ip name array for RDC SEMA42.

#define UART CLOCKS

Clock ip name array for UART.

• #define USDHC CLOCKS

```
Clock ip name array for USDHC.
• #define WDOG_CLOCKS
    Clock ip name array for WDOG.

    #define TMU_CLOCKS

    Clock ip name array for TEMPSENSOR.

    #define SDMA CLOCKS

    Clock ip name array for SDMA.

    #define MU CLOCKS

    Clock ip name array for MU.
• #define CCM_BIT_FIELD_EXTRACTION(val, mask, shift) (((val) & mask) >> shift)
    CCM reg macros to extract corresponding registers bit field.
• #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)root + off)))
    CCM reg macros to map corresponding registers.
• #define CCM_ANALOG_TUPLE(reg, shift) ((((uint32_t)(&((CCM_ANALOG_Type *)0U) ->
  reg) & 0xFFFFU) << 16U) | (shift))
    CCM ANALOG tuple macros to map corresponding registers and bit fields.
• #define CCM TUPLE(ccgr, root) (ccgr << 16U | root)
    CCM CCGR and root tuple.
• #define kCLOCK CoreSysClk kCLOCK CoreM4Clk
    For compatible with other platforms without CCM.

    #define CLOCK_GetCoreSysClkFreq CLOCK_GetCoreM4Freq
```

## **Enumerations**

```
    enum clock_name_t {
        kCLOCK_CoreM4Clk,
        kCLOCK_AxiClk,
        kCLOCK_AhbClk,
        kCLOCK_IpgClk }
        Clock name used to get clock frequency.
    enum clock_ip_name_t {
        ,
```

For compatible with other platforms without CCM.

```
kCLOCK Ecspi1 = CCM TUPLE(7U, 101U),
kCLOCK_Ecspi2 = CCM_TUPLE(8U, 102U),
kCLOCK Ecspi3 = CCM TUPLE(9U, 131U),
kCLOCK_Gpio1 = CCM_TUPLE(11U, 33U),
kCLOCK Gpio2 = CCM TUPLE(12U, 33U),
kCLOCK Gpio3 = CCM TUPLE(13U, 33U),
kCLOCK_Gpio4 = CCM_TUPLE(14U, 33U),
kCLOCK_Gpio5 = CCM_TUPLE(15U, 33U),
kCLOCK Gpt1 = CCM TUPLE(16U, 107U),
kCLOCK\_Gpt2 = CCM\_TUPLE(17U, 108U),
kCLOCK_Gpt3 = CCM_TUPLE(18U, 109U),
kCLOCK Gpt4 = CCM TUPLE(19U, 110U),
kCLOCK_Gpt5 = CCM_TUPLE(20U, 111U),
kCLOCK Gpt6 = CCM TUPLE(21U, 112U),
kCLOCK_12c1 = CCM_TUPLE(23U, 90U),
kCLOCK I2c2 = CCM TUPLE(24U, 91U),
kCLOCK I2c3 = CCM TUPLE(25U, 92U),
kCLOCK_12c4 = CCM_TUPLE(26U, 93U),
kCLOCK_Iomux0 = CCM_TUPLE(27U, 33U),
kCLOCK Iomux1 = CCM TUPLE(28U, 33U),
kCLOCK_Iomux2 = CCM_TUPLE(29U, 33U),
kCLOCK Iomux3 = CCM TUPLE(30U, 33U),
kCLOCK_Iomux4 = CCM_TUPLE(31U, 33U),
kCLOCK M4 = CCM TUPLE(32U, 1U),
kCLOCK Mu = CCM TUPLE(33U, 33U),
kCLOCK_Ocram = CCM_TUPLE(35U, 16U),
kCLOCK_OcramS = CCM_TUPLE(36U, 32U),
kCLOCK Pwm1 = CCM TUPLE(40U, 103U),
kCLOCK_Pwm2 = CCM_TUPLE(41U, 104U),
kCLOCK_Pwm3 = CCM_TUPLE(42U, 105U),
kCLOCK_Pwm4 = CCM_TUPLE(43U, 106U),
kCLOCK_Qspi = CCM_TUPLE(47U, 87U),
kCLOCK Rdc = CCM TUPLE(49U, 33U),
kCLOCK_Sai1 = CCM_TUPLE(51U, 75U),
kCLOCK Sai2 = CCM TUPLE(52U, 76U),
kCLOCK Sai3 = CCM TUPLE(53U, 77U),
kCLOCK_Sai4 = CCM_TUPLE(54U, 78U),
kCLOCK_Sai5 = CCM_TUPLE(55U, 79U),
kCLOCK Sai6 = CCM TUPLE(56U, 80U),
kCLOCK_Sema42_1 = CCM_TUPLE(61U, 33U),
kCLOCK Sema42 2 = CCM TUPLE(62U, 33U),
kCLOCK_Uart1 = CCM_TUPLE(73U, 94U),
kCLOCK Uart2 = CCM TUPLE(74U, 95U),
kCLOCK Uart3 = CCM TUPLE(75U, 96U),
kCLOCK_Uart4 = CCM_TUPLE(76U, 97U),
kCLOCK_Wdog1 = CCM_TUPLE(83U, 114U),
kCLOCK_Wdog2 = CCMCUXDrEs84 SDK 41PI Reference Manual
```

NXP Schieonductorg3 = CCM\_TUPLE(85U, 114U), kCLOCK\_TempSensor = CCM\_TUPLE(98U, 0xFFFF),

```
kCLOCK Sdma2 = CCM TUPLE(59U, 35U) }
    CCM CCGR gate control.
enum clock_root_control_t {
 kCLOCK RootM4 = (uint32 t)(&(CCM)->ROOT[1].TARGET ROOT),
 kCLOCK_RootAxi = (uint32_t)(&(CCM)->ROOT[16].TARGET_ROOT),
 kCLOCK RootNoc = (uint32 t)(&(CCM)->ROOT[26].TARGET ROOT),
 kCLOCK RootAhb = (uint32 t)(&(CCM)->ROOT[32].TARGET ROOT),
 kCLOCK_RootIpg = (uint32_t)(&(CCM)->ROOT[33].TARGET_ROOT),
 kCLOCK RootSai1 = (uint32 t)(&(CCM)->ROOT[75].TARGET ROOT),
 kCLOCK RootSai2 = (uint32 t)(&(CCM)->ROOT[76].TARGET ROOT),
 kCLOCK_RootSai3 = (uint32_t)(\&(CCM)->ROOT[77].TARGET_ROOT),
 kCLOCK_RootSai4 = (uint32_t)(&(CCM)->ROOT[78].TARGET_ROOT),
 kCLOCK RootSai5 = (uint32 t)(&(CCM)->ROOT[79].TARGET ROOT),
 kCLOCK RootSai6 = (uint32 t)(&(CCM)->ROOT[80].TARGET ROOT),
 kCLOCK RootOspi = (uint32_t)(&(CCM)->ROOT[87].TARGET_ROOT),
 kCLOCK_RootI2c1 = (uint32_t)(\&(CCM)->ROOT[90].TARGET_ROOT),
 kCLOCK RootI2c2 = (uint32 t)(&(CCM)->ROOT[91].TARGET ROOT),
 kCLOCK RootI2c3 = (uint32 t)(&(CCM)->ROOT[92].TARGET ROOT),
 kCLOCK_RootI2c4 = (uint32_t)(\&(CCM)->ROOT[93].TARGET_ROOT),
 kCLOCK_RootUart1 = (uint32_t)(&(CCM)->ROOT[94].TARGET_ROOT),
 kCLOCK RootUart2 = (uint32 t)(&(CCM)->ROOT[95].TARGET ROOT),
 kCLOCK_RootUart3 = (uint32_t)(&(CCM)->ROOT[96].TARGET_ROOT),
 kCLOCK RootUart4 = (uint32 t)(&(CCM)->ROOT[97].TARGET ROOT),
 kCLOCK_RootEcspi1 = (uint32_t)(&(CCM)->ROOT[101].TARGET_ROOT),
 kCLOCK RootEcspi2 = (uint32 t)(&(CCM)->ROOT[102].TARGET ROOT),
 kCLOCK RootEcspi3 = (uint32 t)(&(CCM)->ROOT[131].TARGET ROOT),
 kCLOCK_RootPwm1 = (uint32_t)(&(CCM)->ROOT[103].TARGET_ROOT),
 kCLOCK RootPwm2 = (uint32 t)(&(CCM)->ROOT[104].TARGET ROOT),
 kCLOCK_RootPwm3 = (uint32_t)(\&(CCM)->ROOT[105].TARGET_ROOT),
 kCLOCK_RootPwm4 = (uint32_t)(&(CCM)->ROOT[106].TARGET_ROOT),
 kCLOCK RootGpt1 = (uint32 t)(&(CCM)->ROOT[107].TARGET ROOT),
 kCLOCK RootGpt2 = (uint32 t)(&(CCM)->ROOT[108].TARGET ROOT),
 kCLOCK RootGpt3 = (uint32 t)(&(CCM)->ROOT[109].TARGET ROOT),
 kCLOCK RootGpt4 = (uint32 t)(&(CCM)->ROOT[110].TARGET ROOT),
 kCLOCK_RootGpt5 = (uint32_t)(&(CCM)->ROOT[111].TARGET_ROOT),
 kCLOCK RootGpt6 = (uint32_t)(&(CCM)->ROOT[112].TARGET_ROOT),
 kCLOCK_RootWdog = (uint32_t)(&(CCM)->ROOT[114].TARGET_ROOT) }
    ccm root name used to get clock frequency.
enum clock_rootmux_m4_clk_sel_t {
```

MCUXpresso SDK API Reference Manual

NXP Semiconductors

```
kCLOCK M4RootmuxOsc25m = 0U
 kCLOCK_M4RootmuxSysPll2Div5 = 1U,
 kCLOCK_M4RootmuxSysPll2Div4 = 2U
 kCLOCK_M4RootmuxSysPll1Div3 = 3U,
 kCLOCK M4RootmuxSysPll1 = 4U,
 kCLOCK M4RootmuxAudioPll1 = 5U,
 kCLOCK_M4RootmuxVideoPll1 = 6U,
 kCLOCK_M4RootmuxSysPll3 = 7U }
    Root clock select enumeration for ARM Cortex-M4 core.

    enum clock rootmux axi clk sel t {

 kCLOCK_AxiRootmuxOsc25m = 0U,
 kCLOCK_AxiRootmuxSysPll2Div3 = 1U,
 kCLOCK_AxiRootmuxSysPll1 = 2U,
 kCLOCK_AxiRootmuxSysPll2Div4 = 3U,
 kCLOCK AxiRootmuxSysPll2 = 4U,
 kCLOCK_AxiRootmuxAudioPll1 = 5U,
 kCLOCK AxiRootmuxVideoPll1 = 6U,
 kCLOCK AxiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for AXI bus.
enum clock_rootmux_ahb_clk_sel_t {
 kCLOCK AhbRootmuxOsc25m = 0U,
 kCLOCK_AhbRootmuxSysPll1Div6 = 1U,
 kCLOCK_AhbRootmuxSysPll1 = 2U,
 kCLOCK_AhbRootmuxSysPll1Div2 = 3U,
 kCLOCK_AhbRootmuxSysPll2Div8 = 4U,
 kCLOCK AhbRootmuxSysPll3 = 5U,
 kCLOCK_AhbRootmuxAudioPll1 = 6U,
 kCLOCK_AhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for AHB bus.
enum clock_rootmux_qspi_clk_sel_t {
 kCLOCK_QspiRootmuxOsc25m = 0U,
 kCLOCK_QspiRootmuxSysPll1Div2 = 1U,
 kCLOCK_QspiRootmuxSysPll1 = 2U,
 kCLOCK_QspiRootmuxSysPll2Div2 = 3U,
 kCLOCK OspiRootmuxAudioPl12 = 6U,
 kCLOCK_QspiRootmuxSysPll1Div3 = 4U,
 kCLOCK_QspiRootmuxSysPll3 = 5U,
 kCLOCK QspiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for QSPI peripheral.
enum clock_rootmux_ecspi_clk_sel_t {
```

MCUXpresso SDK API Reference Manual

```
kCLOCK EcspiRootmuxOsc25m = 0U,
 kCLOCK_EcspiRootmuxSysPll2Div5 = 1U,
 kCLOCK_EcspiRootmuxSysPll1Div20 = 2U,
 kCLOCK_EcspiRootmuxSysPll1Div5 = 3U,
 kCLOCK EcspiRootmuxSysPll1 = 4U,
 kCLOCK_EcspiRootmuxSysPll3 = 5U,
 kCLOCK_EcspiRootmuxSysPll2Div4 = 6U,
 kCLOCK_EcspiRootmuxAudioPll2 = 7U }
    Root clock select enumeration for ECSPI peripheral.

    enum clock rootmux i2c clk sel t {

 kCLOCK_12cRootmuxOsc25m = 0U,
 kCLOCK_I2cRootmuxSysPll1Div5 = 1U,
 kCLOCK_I2cRootmuxSysPll2Div20 = 2U,
 kCLOCK_I2cRootmuxSysPll3 = 3U,
 kCLOCK I2cRootmuxAudioPll1 = 4U,
 kCLOCK_I2cRootmuxVideoPll1 = 5U,
 kCLOCK I2cRootmuxAudioPll2 = 6U,
 kCLOCK I2cRootmuxSysPll1Div6 = 7U }
    Root clock select enumeration for I2C peripheral.
enum clock_rootmux_uart_clk_sel_t {
 kCLOCK\ UartRootmuxOsc25m = 0U
 kCLOCK_UartRootmuxSysPll1Div10 = 1U,
 kCLOCK_UartRootmuxSysPll2Div5 = 2U,
 kCLOCK_UartRootmuxSysPll2Div10 = 3U,
 kCLOCK_UartRootmuxSysPl13 = 4U,
 kCLOCK UartRootmuxExtClk2 = 5U,
 kCLOCK_UartRootmuxExtClk34 = 6U,
 kCLOCK_UartRootmuxAudioPll2 = 7U }
    Root clock select enumeration for UART peripheral.
enum clock_rootmux_gpt_t {
 kCLOCK_GptRootmuxOsc25m = 0U,
 kCLOCK_GptRootmuxSystemPll2Div10 = 1U,
 kCLOCK_GptRootmuxSysPll1Div2 = 2U,
 kCLOCK_GptRootmuxSysPll1Div20 = 3U,
 kCLOCK GptRootmuxVideoPll1 = 4U,
 kCLOCK_GptRootmuxSystemPll1Div10 = 5U,
 kCLOCK_GptRootmuxAudioPll1 = 6U,
 kCLOCK GptRootmuxExtClk123 = 7U }
    Root clock select enumeration for GPT peripheral.
enum clock_rootmux_wdog_clk_sel_t {
```

```
kCLOCK\ WdogRootmuxOsc25m = 0U
 kCLOCK_WdogRootmuxSysPll1Div6 = 1U,
 kCLOCK_WdogRootmuxSysPll1Div5 = 2U,
 kCLOCK_WdogRootmuxVpuPll = 3U,
 kCLOCK WdogRootmuxSystemPll2Div8 = 4U,
 kCLOCK_WdogRootmuxSystemPll3 = 5U,
 kCLOCK_WdogRootmuxSystemPll1Div10 = 6U,
 kCLOCK_WdogRootmuxSystemPll2Div6 = 7U }
    Root clock select enumeration for WDOG peripheral.
• enum clock rootmux Pwm clk sel t {
 kCLOCK_PwmRootmuxOsc25m = 0U,
 kCLOCK_PwmRootmuxSysPll2Div10 = 1U,
 kCLOCK_PwmRootmuxSysPll1Div5 = 2U,
 kCLOCK_PwmRootmuxSysPll1Div20 = 3U,
 kCLOCK PwmRootmuxSystemPll3 = 5U,
 kCLOCK_PwmRootmuxExtClk12 = 7U,
 kCLOCK PwmRootmuxSystemPll1Div10 = 6U,
 kCLOCK PwmRootmuxVideoPll1 = 4U }
    Root clock select enumeration for PWM peripheral.
enum clock_rootmux_sai_clk_sel_t {
 kCLOCK SaiRootmuxOsc25m = 0U,
 kCLOCK_SaiRootmuxAudioPll1 = 1U,
 kCLOCK_SaiRootmuxAudioPll2 = 2U
 kCLOCK_SaiRootmuxVideoPll1 = 3U,
 kCLOCK_SaiRootmuxSysPll1Div6 = 4U,
 kCLOCK SaiRootmuxOsc27m = 5U,
 kCLOCK_SaiRootmuxExtClk123 = 6U,
 kCLOCK_SaiRootmuxExtClk234 = 7U }
    Root clock select enumeration for SAI peripheral.
enum clock_pll_gate_t {
```

```
kCLOCK ArmPllGate = (uint32 t)(&(CCM)->PLL CTRL[12].PLL CTRL),
 kCLOCK_GpuPllGate = (uint32_t)(&(CCM)->PLL_CTRL[13].PLL_CTRL),
 kCLOCK VpuPllGate = (uint32 t)(&(CCM)->PLL CTRL[14].PLL CTRL),
 kCLOCK_DramPllGate = (uint32_t)(&(CCM)->PLL_CTRL[15].PLL_CTRL),
 kCLOCK SysPll1Gate = (uint32 t)(&(CCM)->PLL CTRL[16].PLL CTRL),
 kCLOCK SysPll1Div2Gate = (uint32 t)(&(CCM)->PLL CTRL[17].PLL CTRL),
 kCLOCK_SysPll1Div3Gate = (uint32_t)(&(CCM)->PLL_CTRL[18].PLL_CTRL),
 kCLOCK_SysPll1Div4Gate = (uint32_t)(&(CCM)->PLL_CTRL[19].PLL_CTRL),
 kCLOCK SysPll1Div5Gate = (uint32 t)(&(CCM)->PLL CTRL[20].PLL CTRL),
 kCLOCK_SysPll1Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[21].PLL_CTRL),
 kCLOCK_SysPll1Div8Gate = (uint32_t)(&(CCM)->PLL_CTRL[22].PLL_CTRL),
 kCLOCK SysPll1Div10Gate = (uint32 t)(&(CCM)->PLL CTRL[23].PLL CTRL),
 kCLOCK_SysPll1Div20Gate = (uint32_t)(&(CCM)->PLL_CTRL[24].PLL_CTRL),
 kCLOCK SysPll2Gate = (uint32 t)(&(CCM)->PLL CTRL[25].PLL CTRL),
 kCLOCK_SysPll2Div2Gate = (uint32_t)(&(CCM)->PLL_CTRL[26].PLL_CTRL),
 kCLOCK SysPll2Div3Gate = (uint32 t)(&(CCM)->PLL CTRL[27].PLL CTRL),
 kCLOCK SysPll2Div4Gate = (uint32 t)(&(CCM)->PLL CTRL[28].PLL CTRL),
 kCLOCK_SysPll2Div5Gate = (uint32_t)(&(CCM)->PLL_CTRL[29].PLL_CTRL),
 kCLOCK_SysPll2Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[30].PLL_CTRL),
 kCLOCK SysPll2Div8Gate = (uint32 t)(&(CCM)->PLL CTRL[31].PLL CTRL),
 kCLOCK_SysPll2Div10Gate = (uint32_t)(&(CCM)->PLL_CTRL[32].PLL_CTRL),
 kCLOCK SysPll2Div20Gate = (uint32 t)(&(CCM)->PLL CTRL[33].PLL CTRL),
 kCLOCK_SysPll3Gate = (uint32_t)(&(CCM)->PLL_CTRL[34].PLL_CTRL),
 kCLOCK AudioPll1Gate = (uint32 t)(&(CCM)->PLL CTRL[35].PLL CTRL),
 kCLOCK AudioPll2Gate = (uint32 t)(&(CCM)->PLL CTRL[36].PLL CTRL),
 kCLOCK_VideoPll1Gate = (uint32_t)(&(CCM)->PLL_CTRL[37].PLL_CTRL),
 kCLOCK_VideoPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[38].PLL_CTRL) }
    CCM PLL gate control.
• enum clock gate value t {
 kCLOCK\_ClockNotNeeded = 0x0U,
 kCLOCK ClockNeededRun = 0x1111U,
 kCLOCK ClockNeededRunWait = 0x2222U,
 kCLOCK ClockNeededAll = 0x3333U }
    CCM gate control value.
enum clock_pll_bypass_ctrl_t {
 kCLOCK_AudioPll1BypassCtrl = CCM_ANALOG_TUPLE(AUDIO_PLL1_CFG0, CCM_ANA-
 LOG AUDIO PLL1 CFG0 PLL BYPASS SHIFT),
 kCLOCK_AudioPll2BypassCtrl = CCM_ANALOG_TUPLE(AUDIO_PLL2_CFG0, CCM_ANA-
 LOG_AUDIO_PLL2_CFG0_PLL_BYPASS_SHIFT),
 kCLOCK_VideoPll1BypassCtrl = CCM_ANALOG_TUPLE(VIDEO_PLL_CFG0, CCM_ANAL-
 OG VIDEO PLL CFG0 PLL BYPASS SHIFT),
 kCLOCK_GpuPLLPwrBypassCtrl = CCM_ANALOG_TUPLE(GPU_PLL_CFG0, CCM_ANAL-
 OG_GPU_PLL_CFG0_PLL_BYPASS_SHIFT),
 kCLOCK_VpuPllPwrBypassCtrl = CCM_ANALOG_TUPLE(VPU_PLL_CFG0, CCM_ANALO-
```

MCUXpresso SDK API Reference Manual

- G\_VPU\_PLL\_CFG0\_PLL\_BYPASS\_SHIFT),
- kCLOCK\_ArmPllPwrBypassCtrl = CCM\_ANALOG\_TUPLE(ARM\_PLL\_CFG0, CCM\_ANALOG\_ARM\_PLL\_CFG0\_PLL\_BYPASS\_SHIFT),
- kCLOCK\_SysPll1InternalPll1BypassCtrl = CCM\_ANALOG\_TUPLE(SYS\_PLL\_CFG0, CCM\_ANALOG SYS PLL CFG0 PLL BYPASS1 SHIFT),
- kCLOCK\_SysPll1InternalPll2BypassCtrl = CCM\_ANALOG\_TUPLE(SYS\_PLL\_CFG0, CCM\_-ANALOG\_SYS\_PLL\_CFG0\_PLL\_BYPASS2\_SHIFT),
- kCLOCK\_SysPll2InternalPll1BypassCtrl = CCM\_ANALOG\_TUPLE(SYS\_PLL2\_CFG0, CCM\_ANALOG\_SYS\_PLL2\_CFG0\_PLL\_BYPASS1\_SHIFT),
- kCLOCK\_SysPll2InternalPll2BypassCtrl = CCM\_ANALOG\_TUPLE(SYS\_PLL2\_CFG0, CCM\_ANALOG\_SYS\_PLL2\_CFG0\_PLL\_BYPASS2\_SHIFT),
- kCLOCK\_SysPll3InternalPll1BypassCtrl = CCM\_ANALOG\_TUPLE(SYS\_PLL3\_CFG0, CCM\_ANALOG\_SYS\_PLL3\_CFG0\_PLL\_BYPASS1\_SHIFT),
- kCLOCK\_SysPll3InternalPll2BypassCtrl = CCM\_ANALOG\_TUPLE(SYS\_PLL3\_CFG0, CCM\_ANALOG\_SYS\_PLL3\_CFG0\_PLL\_BYPASS2\_SHIFT),
- kCLOCK\_VideoPll2InternalPll1BypassCtrl = CCM\_ANALOG\_TUPLE(VIDEO\_PLL2\_CFG0, C-CM\_ANALOG\_VIDEO\_PLL2\_CFG0\_PLL\_BYPASS1\_SHIFT),
- kCLOCK\_VideoPll2InternalPll2BypassCtrl = CCM\_ANALOG\_TUPLE(VIDEO\_PLL2\_CFG0, C-CM\_ANALOG\_VIDEO\_PLL2\_CFG0\_PLL\_BYPASS2\_SHIFT),
- - PLL control names for PLL bypass.
- enum clock\_pll\_clke\_t {
  - kCLOCK\_AudioPll1Clke = CCM\_ANALOG\_TUPLE(AUDIO\_PLL1\_CFG0, CCM\_ANALOG\_AUDIO\_PLL1\_CFG0\_PLL\_CLKE\_SHIFT),
  - kCLOCK\_AudioPll2Clke = CCM\_ANALOG\_TUPLE(AUDIO\_PLL2\_CFG0, CCM\_ANALOG\_-AUDIO\_PLL2\_CFG0\_PLL\_CLKE\_SHIFT),
  - kCLOCK\_VideoPll1Clke = CCM\_ANALOG\_TUPLE(VIDEO\_PLL\_CFG0, CCM\_ANALOG\_V-IDEO\_PLL\_CFG0\_PLL\_CLKE\_SHIFT),
  - kCLOCK\_GpuPllClke = CCM\_ANALOG\_TUPLE(GPU\_PLL\_CFG0, CCM\_ANALOG\_GPU\_P-LL\_CFG0 PLL\_CLKE\_SHIFT),
  - kCLOCK\_VpuPllClke = CCM\_ANALOG\_TUPLE(VPU\_PLL\_CFG0, CCM\_ANALOG\_VPU\_P-LL\_CFG0\_PLL\_CLKE\_SHIFT),
  - kCLOCK\_ArmPllClke = CCM\_ANALOG\_TUPLE(ARM\_PLL\_CFG0, CCM\_ANALOG\_ARM\_-PLL\_CFG0\_PLL\_CLKE\_SHIFT),
  - kCLOCK\_SystemPll1Clke = CCM\_ANALOG\_TUPLE(SYS\_PLL\_CFG0, CCM\_ANALOG\_SY-S\_PLL\_CFG0\_PLL\_CLKE\_SHIFT),
  - kCLOCK\_SystemPll1Div2Clke = CCM\_ANALOG\_TUPLE(SYS\_PLL\_CFG0, CCM\_ANALOG\_SYS\_PLL\_CFG0\_PLL\_DIV2\_CLKE\_SHIFT),
  - kCLOCK\_SystemPll1Div3Clke = CCM\_ANALOG\_TUPLE(SYS\_PLL\_CFG0, CCM\_ANALOG\_SYS\_PLL\_CFG0\_PLL\_DIV3\_CLKE\_SHIFT),
  - kCLOCK\_SystemPll1Div4Clke = CCM\_ANALOG\_TUPLE(SYS\_PLL\_CFG0, CCM\_ANALOG-

```
_SYS_PLL_CFG0_PLL_DIV4_CLKE_SHIFT),
kCLOCK_SystemPll1Div5Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG-
SYS PLL CFG0 PLL DIV5 CLKE SHIFT),
kCLOCK_SystemPll1Div6Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALOG-
SYS PLL CFG0 PLL DIV6 CLKE SHIFT),
kCLOCK SystemPll1Div8Clke = CCM ANALOG TUPLE(SYS PLL CFG0, CCM ANALOG-
_SYS_PLL_CFG0_PLL_DIV8_CLKE_SHIFT),
kCLOCK_SystemPll1Div10Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALO-
G SYS PLL CFG0 PLL DIV10 CLKE SHIFT),
kCLOCK_SystemPll1Div20Clke = CCM_ANALOG_TUPLE(SYS_PLL_CFG0, CCM_ANALO-
G_SYS_PLL_CFG0_PLL_DIV20_CLKE_SHIFT),
kCLOCK SystemPll2Clke = CCM ANALOG TUPLE(SYS PLL2 CFG0, CCM ANALOG S-
YS_PLL2_CFG0_PLL_CLKE_SHIFT),
kCLOCK_SystemPll2Div2Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALO-
G_SYS_PLL2_CFG0_PLL_DIV2_CLKE_SHIFT),
kCLOCK SystemPll2Div3Clke = CCM ANALOG TUPLE(SYS PLL2 CFG0, CCM ANALO-
G SYS PLL2 CFG0 PLL DIV3 CLKE SHIFT),
kCLOCK_SystemPll2Div4Clke = CCM_ANALOG_TUPLE(SYS_PLL2_CFG0, CCM_ANALO-
G_SYS_PLL2_CFG0_PLL_DIV4_CLKE_SHIFT),
kCLOCK SystemPll2Div5Clke = CCM ANALOG TUPLE(SYS PLL2 CFG0, CCM ANALO-
G_SYS_PLL2_CFG0_PLL_DIV5_CLKE_SHIFT),
kCLOCK SystemPll2Div6Clke = CCM ANALOG TUPLE(SYS PLL2 CFG0, CCM ANALO-
G_SYS_PLL2_CFG0_PLL_DIV6_CLKE_SHIFT),
kCLOCK SystemPll2Div8Clke = CCM ANALOG TUPLE(SYS PLL2 CFG0, CCM ANALO-
G SYS PLL2 CFG0 PLL DIV8 CLKE SHIFT),
G_SYS_PLL2_CFG0_PLL_DIV10_CLKE_SHIFT),
```

kCLOCK\_SystemPll2Div10Clke = CCM\_ANALOG\_TUPLE(SYS\_PLL2\_CFG0, CCM\_ANALO-

kCLOCK SystemPll2Div20Clke = CCM ANALOG TUPLE(SYS PLL2 CFG0, CCM ANALO-

G\_SYS\_PLL2\_CFG0\_PLL\_DIV20\_CLKE\_SHIFT), kCLOCK\_SystemPll3Clke = CCM\_ANALOG\_TUPLE(SYS\_PLL3\_CFG0, CCM\_ANALOG\_S-YS\_PLL3\_CFG0\_PLL\_CLKE\_SHIFT),

kCLOCK VideoPll2Clke = CCM ANALOG TUPLE(VIDEO PLL2 CFG0, CCM ANALOG -VIDEO PLL2 CFG0 PLL CLKE SHIFT),

kCLOCK\_DramPllClke = CCM\_ANALOG\_TUPLE(DRAM\_PLL\_CFG0, CCM\_ANALOG\_DR-AM PLL CFG0 PLL CLKE SHIFT),

kCLOCK OSC25MClke = CCM ANALOG TUPLE(OSC MISC CFG, CCM ANALOG OSC-\_MISC\_CFG\_OSC\_25M\_CLKE\_SHIFT),

kCLOCK\_OSC27MClke = CCM\_ANALOG\_TUPLE(OSC\_MISC\_CFG, CCM\_ANALOG\_OSC-\_MISC\_CFG\_OSC\_27M\_CLKE\_SHIFT) }

PLL clock names for clock enable/disable settings.

enum clock\_pll\_ctrl\_t

ANALOG Power down override control.

enum \_osc\_mode {  $kOSC_OscMode = 0U$ , kOSC ExtMode = 1U }

21

```
OSC work mode.
• enum osc32_src_t {
  kOSC32_Src25MDiv800 = 0U,
  kOSC32_SrcRTC }
  OSC 32K input select.
• enum _ccm_analog_pll_ref_clk {
  kANALOG_PllRefOsc25M = 0U,
  kANALOG_PllRefOsc27M = 1U,
  kANALOG_PllRefOscHdmiPhy27M = 2U,
  kANALOG_PllRefClkPN = 3U }
  PLL reference clock select.
```

#### **Driver version**

• #define FSL\_CLOCK\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1)) CLOCK driver version 2.0.1.

## **CCM Root Clock Setting**

- static void CLOCK\_SetRootMux (clock\_root\_control\_t rootClk, uint32\_t mux) Set clock root mux.
- static uint32\_t CLOCK\_GetRootMux (clock\_root\_control\_t rootClk)

Get clock root mux.

static void CLOCK\_EnableRoot (clock\_root\_control\_t rootClk)

Enable clock root.

• static void CLOCK\_DisableRoot (clock\_root\_control\_t rootClk)

Disable clock root.

static bool CLOCK\_IsRootEnabled (clock\_root\_control\_t rootClk)

Check whether clock root is enabled.

void CLOCK\_UpdateRoot (clock\_root\_control\_t ccmRootClk, uint32\_t mux, uint32\_t pre, uint32\_t post)

Update clock root in one step, for dynamical clock switching Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.

- void CLOCK\_SetRootDivider (clock\_root\_control\_t ccmRootClk, uint32\_t pre, uint32\_t post)

  Set root clock divider Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.
- static uint32\_t CLOCK\_GetRootPreDivider (clock\_root\_control\_t rootClk)

  Get clock root PRE PODF.
- static uint32\_t CLOCK\_GetRootPostDivider (clock\_root\_control\_t rootClk)
   Get clock root POST PODF.

# OSC setting

• void CLOCK\_InitOSC25M (const osc\_config\_t \*config)

OSC25M init.

• void CLOCK\_DeinitOSC25M (void)

OSC25M deinit.

- void CLOCK\_InitOSC27M (const osc\_config\_t \*config)

  OSC27M init.
- void CLOCK\_DeinitOSC27M (void)

#### Overview

OSC27M deinit.

• static void CLOCK\_SwitchOSC32Src (osc32\_src\_t sel)

switch 32KHZ OSC input

#### **CCM Gate Control**

- static void CLOCK\_ControlGate (uint32\_t ccmGate, clock\_gate\_value\_t control)
   lockrief Set PLL or CCGR gate control
- void CLOCK\_EnableClock (clock\_ip\_name\_t ccmGate)

Enable CCGR clock gate and root clock gate for each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

• void CLOCK\_DisableClock (clock\_ip\_name\_t ccmGate)

Disable CCGR clock gate for the each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

## **CCM Analog PLL Operatoin Functions**

- static void CLOCK\_PowerUpPll (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl)

  \*Power up PLL.
- static void CLOCK\_PowerDownPll (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Power down PLL.
- static void CLOCK\_SetPllBypass (CCM\_ANALOG\_Type \*base, clock\_pll\_bypass\_ctrl\_t pll-Control, bool bypass)

PLL bypass setting.

• static bool CLOCK\_IsPllBypassed (CCM\_ANALOG\_Type \*base, clock\_pll\_bypass\_ctrl\_t pll-Control)

Check if PLL is bypassed.

- static bool CLOCK\_IsPIlLocked (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Check if PLL clock is locked.
- static void CLOCK\_EnableAnalogClock (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t pll-Clock)

Enable PLL clock.

 static void CLOCK\_DisableAnalogClock (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t pll-Clock)

Disable PLL clock.

• static void CLOCK\_OverrideAnalogClke (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t ov-Clock, bool override)

Override PLL clock output enable.

• static void CLOCK\_OverridePllPd (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pdClock, bool override)

Override PLL power down.

• void CLOCK InitArmPll (const ccm analog frac pll config t \*config)

Initializes the ANALOG ARM PLL.

• void CLOCK DeinitArmPll (void)

De-initialize the ARM PLL.

- void CLOCK\_InitSysPll1 (const ccm\_analog\_sscg\_pll\_config\_t \*config)
- Initializes the ANALOG SYS PLL1.void CLOCK DeinitSysPll1 (void)

De-initialize the System PLL1.

• void CLOCK\_InitSysPll2 (const ccm\_analog\_sscg\_pll\_config\_t \*config)

Initializes the ANALOG SYS PLL2.void CLOCK DeinitSysPll2 (void)

De-initialize the System PLL2.

• void CLOCK\_InitSysPll3 (const ccm\_analog\_sscg\_pll\_config\_t \*config)

Initializes the ANALOG SYS PLL3.

• void CLOCK\_DeinitSysPll3 (void)

De-initialize the System PLL3.

• void CLOCK\_InitDramPll (const ccm\_analog\_sscg\_pll\_config\_t \*config)

Initializes the ANALOG DDR PLL.

• void CLOCK\_DeinitDramPll (void)

De-initialize the Dram PLL.

• void CLOCK\_InitAudioPll1 (const ccm\_analog\_frac\_pll\_config\_t \*config)

Initializes the ANALOG AUDIO PLL1.

• void CLOCK\_DeinitAudioPll1 (void)

*De-initialize the Audio PLL1.* 

• void CLOCK\_InitAudioPll2 (const ccm\_analog\_frac\_pll\_config\_t \*config)

Initializes the ANALOG AUDIO PLL2.

• void CLOCK\_DeinitAudioPll2 (void)

De-initialize the Audio PLL2.

- void CLOCK\_InitVideoPll1 (const ccm\_analog\_frac\_pll\_config\_t \*config)
   Initializes the ANALOG VIDEO PLL1.
- void CLOCK DeinitVedioPll1 (void)

De-initialize the Vedio PLL1.

void CLOCK\_InitVideoPll2 (const ccm\_analog\_sscg\_pll\_config\_t \*config)

Initializes the ANALOG VIDEO PLL2.

void CLOCK DeinitVedioPll2 (void)

De-initialize the Vedio PLL2.

void CLOCK\_InitSSCGPll (CCM\_ANALOG\_Type \*base, const ccm\_analog\_sscg\_pll\_config\_t \*config, clock\_pll\_ctrl\_t type)

Initializes the ANALOG SSCG PLL.

• uint32\_t CLOCK\_GetSSCGPllFreq (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq, bool pll1Bypass)

Get the ANALOG SSCG PLL clock frequency.

• void CLOCK\_InitFracPll (CCM\_ANALOG\_Type \*base, const ccm\_analog\_frac\_pll\_config\_t \*config, clock\_pll\_ctrl\_t type)

Initializes the ANALOG Fractional PLL.

uint32\_t CLOCK\_GetFracPllFreq (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq)

Gets the ANALOG Fractional PLL clock frequency.

• uint32\_t CLOCK\_GetPllFreq (clock\_pll\_ctrl\_t pll)

Gets PLL clock frequency.

• uint32\_t CLOCK\_GetPllRefClkFreq (clock\_pll\_ctrl\_t ctrl)

Gets PLL reference clock frequency.

# **CCM Get frequency**

- uint32\_t CLOCK\_GetFreq (clock\_name\_t clockName)
  - Gets the clock frequency for a specific clock name.
- uint32 t CLOCK GetCoreM4Freq (void)

Get the CCM Cortex M4 core frequency.

#### MCUXpresso SDK API Reference Manual

#### **Data Structure Documentation**

- uint32\_t CLOCK\_GetAxiFreq (void)

  Get the CCM Axi bus frequency.
- uint32\_t CLOCK\_GetAhbFreq (void) Get the CCM Ahb bus frequency.

### 5.2 Data Structure Documentation

## 5.2.1 struct osc\_config\_t

#### **Data Fields**

- uint8\_t oscMode ext or osc mode
- uint8\_t oscDiv osc divider

## 5.2.2 struct ccm\_analog\_frac\_pll\_config\_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

#### **Data Fields**

- uint8\_t refSel
  - pll reference clock sel
- uint8 t refDiv
  - A 6bit divider to make sure the REF must be within the range 10MHZ~300MHZ.
- uint32 t fractionDiv
  - *Inlcude fraction divider(divider:1:2*<sup>24</sup>) *output clock range is 2000MHZ-4000MHZ.*
- uint8 t outDiv
  - output clock divide, output clock range is 30MHZ to 2000MHZ, must be a even value

# 5.2.3 struct ccm\_analog\_sscg\_pll\_config\_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

#### **Data Fields**

- uint8\_t refSel pll reference clock sel
- uint8\_t refDiv1

#### **Macro Definition Documentation**

A 3bit divider to make sure the REF must be within the range 25MHZ~235MHZ ,post\_divide REF must be within the range 25MHZ~54MHZ.

uint8\_t refDiv2

A 6bit divider to make sure the post\_divide REF must be within the range 54MHZ~75MHZ.

• uint32\_t loopDivider1

A 6bit internal PLL1 feedback clock divider, output clock range must be within the range 1600MHZ-2400-MHZ.

• uint32\_t loopDivider2

A 6bit internal PLL2 feedback clock divider, output clock range must be within the range 1200MHZ-2400-MHZ.

uint8\_t outDiv

A 6bit output clock divide, output clock range is 20MHZ to 1200MHZ.

#### 5.3 Macro Definition Documentation

### 5.3.1 #define FSL CLOCK DRIVER VERSION (MAKE VERSION(2, 0, 1))

### 5.3.2 #define ECSPI CLOCKS

```
Value:
```

```
{
    kCLOCK_IpInvalid, kCLOCK_Ecspi1, kCLOCK_Ecspi2,
    kCLOCK_Ecspi3,
}
```

## 5.3.3 #define GPIO\_CLOCKS

#### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2,
    kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5,
}
```

# 5.3.4 #define GPT\_CLOCKS

#### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2,
    kCLOCK_Gpt3, kCLOCK_Gpt4, kCLOCK_Gpt5,
    kCLOCK_Gpt6,
}
```

## MCUXpresso SDK API Reference Manual

### **Macro Definition Documentation**

## 5.3.5 #define I2C\_CLOCKS

### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_I2c1, kCLOCK_I2c2,
    kCLOCK_I2c3, kCLOCK_I2c4,
}
```

# 5.3.6 #define IOMUX\_CLOCKS

#### Value:

# 5.3.7 #define PWM\_CLOCKS

#### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Pwm1, kCLOCK_Pwm2,
    kCLOCK_Pwm3, kCLOCK_Pwm4,
}
```

# 5.3.8 #define RDC\_CLOCKS

#### Value:

# 5.3.9 #define SAI\_CLOCKS

### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Sai1, kCLOCK_Sai2,
    kCLOCK_Sai3, kCLOCK_Sai4, kCLOCK_Sai5,
    kCLOCK_Sai6,
}
```

# 5.3.10 #define RDC\_SEMA42\_CLOCKS

#### Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Sema42_1, kCLOCK_Sema42_2 \
}
```

## 5.3.11 #define UART CLOCKS

#### Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Uart1, kCLOCK_Uart2,
     kCLOCK_Uart3, kCLOCK_Uart4,
}
```

# 5.3.12 #define USDHC\_CLOCKS

#### Value:

# 5.3.13 #define WDOG\_CLOCKS

#### Value:

# 5.3.14 #define TMU\_CLOCKS

#### Value:

```
{ kCLOCK_TempSensor, \
```

## MCUXpresso SDK API Reference Manual

## 5.3.15 #define SDMA\_CLOCKS

#### Value:

```
{
     kCLOCK_Sdma1, kCLOCK_Sdma2
}
```

### 5.3.16 #define MU CLOCKS

#### Value:

- 5.3.17 #define kCLOCK\_CoreSysClk kCLOCK\_CoreM4Clk
- 5.3.18 #define CLOCK\_GetCoreSysClkFreq CLOCK\_GetCoreM4Freq
- 5.4 Enumeration Type Documentation
- 5.4.1 enum clock\_name\_t

#### Enumerator

```
kCLOCK_CoreM4Clk ARM M4 Core clock.
kCLOCK_AxiClk Main AXI bus clock.
kCLOCK_AhbClk AHB bus clock.
kCLOCK_IpgClk IPG bus clock.
```

# 5.4.2 enum clock\_ip\_name\_t

#### Enumerator

```
kCLOCK_Ecspi1 ECSPI1 Clock Gate.
kCLOCK_Ecspi2 ECSPI2 Clock Gate.
kCLOCK_Ecspi3 ECSPI3 Clock Gate.
kCLOCK_Gpio1 GPIO1 Clock Gate.
kCLOCK_Gpio2 GPIO2 Clock Gate.
kCLOCK_Gpio3 GPIO3 Clock Gate.
kCLOCK_Gpio4 GPIO4 Clock Gate.
```

- kCLOCK\_Gpio5 GPIO5 Clock Gate.
- kCLOCK\_Gpt1 GPT1 Clock Gate.
- kCLOCK Gpt2 GPT2 Clock Gate.
- kCLOCK\_Gpt3 GPT3 Clock Gate.
- kCLOCK\_Gpt4 GPT4 Clock Gate.
- kCLOCK\_Gpt5 GPT5 Clock Gate.
- kCLOCK\_Gpt6 GPT6 Clock Gate.
- kCLOCK\_I2c1 I2C1 Clock Gate.
- kCLOCK 12c2 I2C2 Clock Gate.
- kCLOCK 12c3 I2C3 Clock Gate.
- kCLOCK 12c4 I2C4 Clock Gate.
- kCLOCK Iomux0 IOMUX Clock Gate.
- kCLOCK Iomux1 IOMUX Clock Gate.
- kCLOCK Iomux2 IOMUX Clock Gate.
- kCLOCK\_Iomux3 IOMUX Clock Gate.
- kCLOCK Iomux4 IOMUX Clock Gate.
- kCLOCK\_M4 M4 Clock Gate.
- kCLOCK\_Mu MU Clock Gate.
- kCLOCK\_Ocram OCRAM Clock Gate.
- kCLOCK\_OcramS OCRAM S Clock Gate.
- kCLOCK Pwm1 PWM1 Clock Gate.
- kCLOCK\_Pwm2 PWM2 Clock Gate.
- kCLOCK\_Pwm3 PWM3 Clock Gate.
- kCLOCK Pwm4 PWM4 Clock Gate.
- kCLOCK Ospi QSPI Clock Gate.
- kCLOCK\_Rdc RDC Clock Gate.
- kCLOCK\_Sai1 SAI1 Clock Gate.
- kCLOCK Sai2 SAI2 Clock Gate.
- kCLOCK Sai3 SAI3 Clock Gate.
- kCLOCK Sai4 SAI4 Clock Gate.
- kCLOCK\_Sai5 SAI5 Clock Gate.
- kCLOCK Sai6 SAI6 Clock Gate.
- kCLOCK Sema42 1 RDC SEMA42 Clock Gate.
- kCLOCK\_Sema42\_2 RDC SEMA42 Clock Gate.
- kCLOCK\_Uart1 UART1 Clock Gate.
- kCLOCK Uart2 UART2 Clock Gate.
- kCLOCK Uart3 UART3 Clock Gate.
- kCLOCK\_Uart4 UART4 Clock Gate.
- kCLOCK\_Wdog1 WDOG1 Clock Gate.
- *kCLOCK\_Wdog2* WDOG2 Clock Gate.
- kCLOCK\_Wdog3 WDOG3 Clock Gate.
- kCLOCK\_TempSensor TempSensor Clock Gate.
- kCLOCK Sdma1 SDMA1 Clock Gate.
- kCLOCK\_Sdma2 SDMA2 Clock Gate.

### 5.4.3 enum clock\_root\_control\_t

#### Enumerator

```
kCLOCK RootM4 ARM Cortex-M4 Clock control name.
kCLOCK_RootAxi AXI Clock control name.
kCLOCK RootNoc NOC Clock control name.
kCLOCK RootAhb AHB Clock control name.
kCLOCK Rootlpg IPG Clock control name.
kCLOCK_RootSai1 SAI1 Clock control name.
kCLOCK_RootSai2 SAI2 Clock control name.
kCLOCK RootSai3 SAI3 Clock control name.
kCLOCK RootSai4 SAI4 Clock control name.
kCLOCK_RootSai5 SAI5 Clock control name.
kCLOCK_RootSai6 SAI6 Clock control name.
kCLOCK RootOspi QSPI Clock control name.
kCLOCK RootI2c1 I2C1 Clock control name.
kCLOCK RootI2c2 I2C2 Clock control name.
kCLOCK RootI2c3 I2C3 Clock control name.
kCLOCK RootI2c4 I2C4 Clock control name.
kCLOCK RootUart1 UART1 Clock control name.
kCLOCK_RootUart2 UART2 Clock control name.
kCLOCK RootUart3 UART3 Clock control name.
kCLOCK RootUart4 UART4 Clock control name.
kCLOCK_RootEcspi1 ECSPI1 Clock control name.
kCLOCK_RootEcspi2 ECSPI2 Clock control name.
kCLOCK RootEcspi3 ECSPI3 Clock control name.
kCLOCK RootPwm1 PWM1 Clock control name.
kCLOCK_RootPwm2 PWM2 Clock control name.
kCLOCK_RootPwm3 PWM3 Clock control name.
kCLOCK_RootPwm4 PWM4 Clock control name.
kCLOCK RootGpt1 GPT1 Clock control name.
kCLOCK_RootGpt2 GPT2 Clock control name.
kCLOCK_RootGpt3 GPT3 Clock control name.
kCLOCK RootGpt4 GPT4 Clock control name.
kCLOCK_RootGpt5 GPT5 Clock control name.
kCLOCK RootGpt6 GPT6 Clock control name.
kCLOCK_RootWdog WDOG Clock control name.
```

## 5.4.4 enum clock\_rootmux\_m4\_clk\_sel\_t

#### Enumerator

*kCLOCK\_M4RootmuxOsc25m* ARM Cortex-M4 Clock from OSC 25M.

kCLOCK\_M4RootmuxSysPll2Div5 ARM Cortex-M4 Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_M4RootmuxSysPll2Div4 ARM Cortex-M4 Clock from SYSTEM PLL2 divided by 4.

kCLOCK\_M4RootmuxSysPll1Div3 ARM Cortex-M4 Clock from SYSTEM PLL1 divided by 3.

kCLOCK\_M4RootmuxSysPll1 ARM Cortex-M4 Clock from SYSTEM PLL1.

kCLOCK M4RootmuxAudioPll1 ARM Cortex-M4 Clock from AUDIO PLL1.

kCLOCK\_M4RootmuxVideoPll1 ARM Cortex-M4 Clock from VIDEO PLL1.

kCLOCK\_M4RootmuxSysPll3 ARM Cortex-M4 Clock from SYSTEM PLL3.

### 5.4.5 enum clock\_rootmux\_axi\_clk\_sel\_t

#### Enumerator

kCLOCK\_AxiRootmuxOsc25m ARM AXI Clock from OSC 25M.

kCLOCK\_AxiRootmuxSysPll2Div3 ARM AXI Clock from SYSTEM PLL2 divided by 3.

kCLOCK\_AxiRootmuxSysPll1 ARM AXI Clock from SYSTEM PLL1.

kCLOCK\_AxiRootmuxSysPll2Div4 ARM AXI Clock from SYSTEM PLL2 divided by 4.

kCLOCK\_AxiRootmuxSysPll2 ARM AXI Clock from SYSTEM PLL2.

kCLOCK AxiRootmuxAudioPll1 ARM AXI Clock from AUDIO PLL1.

kCLOCK AxiRootmuxVideoPll1 ARM AXI Clock from VIDEO PLL1.

kCLOCK\_AxiRootmuxSysPll1Div8 ARM AXI Clock from SYSTEM PLL1 divided by 8.

## 5.4.6 enum clock\_rootmux\_ahb\_clk\_sel\_t

#### Enumerator

kCLOCK AhbRootmuxOsc25m ARM AHB Clock from OSC 25M.

kCLOCK\_AhbRootmuxSysPll1Div6 ARM AHB Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_AhbRootmuxSysPll1 ARM AHB Clock from SYSTEM PLL1.

kCLOCK\_AhbRootmuxSysPll1Div2 ARM AHB Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_AhbRootmuxSysPll2Div8 ARM AHB Clock from SYSTEM PLL2 divided by 8.

kCLOCK AhbRootmuxSvsPll3 ARM AHB Clock from SYSTEM PLL3.

kCLOCK\_AhbRootmuxAudioPll1 ARM AHB Clock from AUDIO PLL1.

kCLOCK AhbRootmuxVideoPll1 ARM AHB Clock from VIDEO PLL1.

# 5.4.7 enum clock\_rootmux\_qspi\_clk\_sel\_t

#### Enumerator

kCLOCK\_OspiRootmuxOsc25m ARM QSPI Clock from OSC 25M.

kCLOCK\_OspiRootmuxSysPll1Div2 ARM QSPI Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_QspiRootmuxSysPll1 ARM QSPI Clock from SYSTEM PLL1.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_QspiRootmuxSysPll2Div2 ARM QSPI Clock from SYSTEM PLL2 divided by 2.

kCLOCK\_QspiRootmuxAudioPll2 ARM QSPI Clock from AUDIO PLL2.

kCLOCK\_QspiRootmuxSysPll1Div3 ARM QSPI Clock from SYSTEM PLL1 divided by 3.

kCLOCK\_QspiRootmuxSysPll3 ARM QSPI Clock from SYSTEM PLL3.

kCLOCK\_QspiRootmuxSysPll1Div8 ARM QSPI Clock from SYSTEM PLL1 divided by 8.

## 5.4.8 enum clock\_rootmux\_ecspi\_clk\_sel\_t

#### Enumerator

kCLOCK\_EcspiRootmuxOsc25m ECSPI Clock from OSC 25M.

kCLOCK\_EcspiRootmuxSysPll2Div5 ECSPI Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_EcspiRootmuxSysPll1Div20 ECSPI Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_EcspiRootmuxSysPll1Div5 ECSPI Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_EcspiRootmuxSysPll1 ECSPI Clock from SYSTEM PLL1.

kCLOCK\_EcspiRootmuxSysPll3 ECSPI Clock from SYSTEM PLL3.

kCLOCK\_EcspiRootmuxSysPll2Div4 ECSPI Clock from SYSTEM PLL2 divided by 4.

kCLOCK\_EcspiRootmuxAudioPll2 ECSPI Clock from AUDIO PLL2.

## 5.4.9 enum clock\_rootmux\_i2c\_clk\_sel\_t

#### Enumerator

kCLOCK I2cRootmuxOsc25m I2C Clock from OSC 25M.

kCLOCK\_I2cRootmuxSysPll1Div5 I2C Clock from SYSTEM PLL1 divided by 5.

kCLOCK 12cRootmuxSysPll2Div20 I2C Clock from SYSTEM PLL2 divided by 20.

kCLOCK 12cRootmuxAudioPll1 12C Clock from AUDIO PLL1.

kCLOCK I2cRootmuxVideoPll1 I2C Clock from VIDEO PLL1.

kCLOCK 12cRootmuxSysPll1Div6 12C Clock from SYSTEM PLL1 divided by 6.

# 5.4.10 enum clock\_rootmux\_uart\_clk\_sel\_t

#### Enumerator

kCLOCK UartRootmuxOsc25m UART Clock from OSC 25M.

kCLOCK\_UartRootmuxSysPll1Div10 UART Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_UartRootmuxSysPll2Div5 UART Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_UartRootmuxSysPll2Div10 UART Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_UartRootmuxSysPll3 UART Clock from SYSTEM PLL3.

kCLOCK\_UartRootmuxExtClk2 UART Clock from External Clock 2.kCLOCK\_UartRootmuxExtClk34 UART Clock from External Clock 3, External Clock 4.

kCLOCK\_UartRootmuxAudioPll2 UART Clock from Audio PLL2.

## 5.4.11 enum clock\_rootmux\_gpt\_t

#### Enumerator

kCLOCK\_GptRootmuxOsc25m GPT Clock from OSC 25M.

kCLOCK\_GptRootmuxSystemPll2Div10 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_GptRootmuxSysPll1Div2 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_GptRootmuxSysPll1Div20 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_GptRootmuxVideoPll1 GPT Clock from VIDEO PLL1.

kCLOCK\_GptRootmuxSystemPll1Div10 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_GptRootmuxAudioPll1 GPT Clock from AUDIO PLL1.

kCLOCK\_GptRootmuxExtClk123 GPT Clock from External Clock1, External Clock2, External Clock3.

## 5.4.12 enum clock\_rootmux\_wdog\_clk\_sel\_t

#### Enumerator

kCLOCK WdogRootmuxOsc25m WDOG Clock from OSC 25M.

kCLOCK\_WdogRootmuxSysPll1Div6 WDOG Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_WdogRootmuxSysPll1Div5 WDOG Clock from SYSTEM PLL1 divided by 5.

kCLOCK WdogRootmuxVpuPll WDOG Clock from VPU DLL.

kCLOCK WdogRootmuxSystemPll2Div8 WDOG Clock from SYSTEM PLL2 divided by 8.

kCLOCK\_WdogRootmuxSystemPll3 WDOG Clock from SYSTEM PLL3.

kCLOCK\_WdogRootmuxSystemPll1Div10 WDOG Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_WdogRootmuxSystemPll2Div6 WDOG Clock from SYSTEM PLL2 divided by 6.

# 5.4.13 enum clock\_rootmux\_Pwm\_clk\_sel\_t

#### Enumerator

kCLOCK\_PwmRootmuxOsc25m PWM Clock from OSC 25M.

kCLOCK\_PwmRootmuxSysPll2Div10 PWM Clock from SYSTEM PLL2 divided by 10.

kCLOCK PwmRootmuxSysPll1Div5 PWM Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_PwmRootmuxSysPll1Div20 PWM Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_PwmRootmuxSystemPll3 PWM Clock from SYSTEM PLL3.

kCLOCK\_PwmRootmuxExtClk12 PWM Clock from External Clock1, External Clock2.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_PwmRootmuxSystemPll1Div10 PWM Clock from SYSTEM PLL1 divided by 10. kCLOCK\_PwmRootmuxVideoPll1 PWM Clock from VIDEO PLL1.

### 5.4.14 enum clock rootmux sai clk sel t

#### Enumerator

kCLOCK SaiRootmuxOsc25m SAI Clock from OSC 25M.

kCLOCK SaiRootmuxAudioPll1 SAI Clock from AUDIO PLL1.

kCLOCK SaiRootmuxAudioPll2 SAI Clock from AUDIO PLL2.

kCLOCK\_SaiRootmuxVideoPll1 SAI Clock from VIDEO PLL1.

kCLOCK\_SaiRootmuxSysPll1Div6 SAI Clock from SYSTEM PLL1 divided by 6.

kCLOCK SaiRootmuxOsc27m SAI Clock from OSC 27M.

kCLOCK\_SaiRootmuxExtClk123 SAI Clock from External Clock1, External Clock2, External Clock3.

kCLOCK\_SaiRootmuxExtClk234 SAI Clock from External Clock2, External Clock3, External Clock4.

## 5.4.15 enum clock\_pll\_gate\_t

#### Enumerator

kCLOCK\_ArmPllGate ARM PLL Gate.

kCLOCK\_GpuPllGate GPU PLL Gate.

kCLOCK\_VpuPllGate VPU PLL Gate.

kCLOCK DramPllGate DRAM PLL1 Gate.

kCLOCK\_SysPll1Gate SYSTEM PLL1 Gate.

kCLOCK SysPll1Div2Gate SYSTEM PLL1 Div2 Gate.

kCLOCK\_SysPll1Div3Gate SYSTEM PLL1 Div3 Gate.

kCLOCK\_SysPll1Div4Gate SYSTEM PLL1 Div4 Gate.

kCLOCK\_SysPll1Div5Gate SYSTEM PLL1 Div5 Gate.

kCLOCK\_SysPll1Div6Gate SYSTEM PLL1 Div6 Gate.

kCLOCK\_SysPll1Div8Gate SYSTEM PLL1 Div8 Gate.

kCLOCK\_SysPll1Div10Gate SYSTEM PLL1 Div10 Gate.

kCLOCK SysPll1Div20Gate SYSTEM PLL1 Div20 Gate.

kCLOCK SysPll2Gate SYSTEM PLL2 Gate.

kCLOCK\_SysPll2Div2Gate SYSTEM PLL2 Div2 Gate.

kCLOCK\_SysPll2Div3Gate SYSTEM PLL2 Div3 Gate.

kCLOCK\_SysPll2Div4Gate SYSTEM PLL2 Div4 Gate.

kCLOCK\_SysPll2Div5Gate SYSTEM PLL2 Div5 Gate.

kCLOCK\_SysPll2Div6Gate SYSTEM PLL2 Div6 Gate.

kCLOCK\_SysPll2Div8Gate SYSTEM PLL2 Div8 Gate.

kCLOCK\_SysPll2Div10Gate SYSTEM PLL2 Div10 Gate.

kCLOCK\_SysPll2Div20Gate SYSTEM PLL2 Div20 Gate.

kCLOCK\_SysPll3Gate SYSTEM PLL3 Gate.

kCLOCK AudioPll1Gate AUDIO PLL1 Gate.

kCLOCK\_AudioPll2Gate AUDIO PLL2 Gate.

kCLOCK VideoPll1Gate VIDEO PLL1 Gate.

kCLOCK VideoPll2Gate VIDEO PLL2 Gate.

## 5.4.16 enum clock\_gate\_value\_t

#### Enumerator

*kCLOCK\_ClockNotNeeded* Clock always disabled.

kCLOCK\_ClockNeededRun Clock enabled when CPU is running.

kCLOCK\_ClockNeededRunWait Clock enabled when CPU is running or in WAIT mode.

kCLOCK\_ClockNeededAll Clock always enabled.

## 5.4.17 enum clock\_pll\_bypass\_ctrl\_t

These constants define the PLL control names for PLL bypass.

- 0:15: REG offset to CCM\_ANALOG\_BASE in bytes.
- 16:20: bypass bit shift.

#### Enumerator

kCLOCK\_AudioPll1BypassCtrl CCM Audio PLL1 bypass Control.

kCLOCK\_AudioPll2BypassCtrl CCM Audio PLL2 bypass Control.

kCLOCK\_VideoPll1BypassCtrl CCM Video Pll1 bypass Control.

kCLOCK\_GpuPLLPwrBypassCtrl CCM Gpu PLL bypass Control.

kCLOCK\_VpuPllPwrBypassCtrl CCM Vpu PLL bypass Control.

kCLOCK\_ArmPllPwrBypassCtrl CCM Arm PLL bypass Control.

kCLOCK\_SysPll1InternalPll1BypassCtrl CCM System PLL1 internal pll1 bypass Control.

kCLOCK\_SysPll2InternalPll1BypassCtrl CCM Analog System PLL1 internal pll1 bypass Control.

kCLOCK\_SysPll2InternalPll2BypassCtrl CCM Analog VIDEO System PLL1 internal pll1 bypass Control.

kCLOCK\_VideoPll2InternalPll2BypassCtrl CCM Analog 480M PLL bypass Control.

kCLOCK DramPllInternalPll1BypassCtrl CCM Analog 480M PLL bypass Control.

MCUXpresso SDK API Reference Manual

## 5.4.18 enum clock\_pll\_clke\_t

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM\_ANALOG\_BASE in bytes.
- 16:20: Clock enable bit shift.

#### Enumerator

```
kCLOCK_AudioPll1Clke Audio pll1 clke.
kCLOCK_AudioPll2Clke Audio pll2 clke.
kCLOCK VideoPll1Clke Video pll1 clke.
kCLOCK GpuPllClke Gpu pll clke.
kCLOCK_VpuPllClke Vpu pll clke.
kCLOCK ArmPllClke Arm pll clke.
kCLOCK SystemPll1Clke System pll1 clke.
kCLOCK_SystemPll1Div2Clke System pll1 Div2 clke.
kCLOCK_SystemPll1Div3Clke System pll1 Div3 clke.
kCLOCK_SystemPll1Div4Clke System pll1 Div4 clke.
kCLOCK_SystemPll1Div5Clke System pll1 Div5 clke.
kCLOCK_SystemPll1Div6Clke System pll1 Div6 clke.
kCLOCK_SystemPll1Div8Clke System pll1 Div8 clke.
kCLOCK SystemPll1Div10Clke System pll1 Div10 clke.
kCLOCK_SystemPll1Div20Clke System pll1 Div20 clke.
kCLOCK_SystemPll2Clke System pll2 clke.
kCLOCK SystemPll2Div2Clke System pll2 Div2 clke.
kCLOCK_SystemPll2Div3Clke System pll2 Div3 clke.
kCLOCK_SystemPll2Div4Clke System pll2 Div4 clke.
kCLOCK_SystemPll2Div5Clke System pll2 Div5 clke.
kCLOCK_SystemPll2Div6Clke System pll2 Div6 clke.
kCLOCK SystemPll2Div8Clke System pll2 Div8 clke.
kCLOCK_SystemPll2Div10Clke System pll2 Div10 clke.
kCLOCK_SystemPll2Div20Clke System pll2 Div20 clke.
kCLOCK SystemPll3Clke System pll3 clke.
kCLOCK_VideoPll2Clke Video pll2 clke.
kCLOCK_DramPllClke Dram pll clke.
kCLOCK_OSC25MClke OSC25M clke.
kCLOCK OSC27MClke OSC27M clke.
```

### 5.4.19 enum osc\_mode

#### Enumerator

```
kOSC_OscMode OSC oscillator mode.kOSC ExtMode OSC external mode.
```

### 5.4.20 enum osc32\_src\_t

#### Enumerator

kOSC32\_Src25MDiv800 source from 25M divide 800
kOSC32\_SrcRTC source from RTC

### 5.4.21 enum \_ccm\_analog\_pll\_ref\_clk

#### Enumerator

kANALOG\_PllRefOsc25M reference OSC 25M kANALOG\_PllRefOsc27M reference OSC 27M kANALOG\_PllRefOscHdmiPhy27M reference HDMI PHY 27M kANALOG\_PllRefClkPN reference CLK\_P\_N

#### 5.5 Function Documentation

# 5.5.1 static void CLOCK\_SetRootMux ( clock\_root\_control\_t rootClk, uint32\_t mux ) [inline], [static]

User maybe need to set more than one mux ROOT according to the clock tree description in the reference manual.

#### **Parameters**

rootClk	Root clock control (see clock_root_control_t enumeration).
mux	Root mux value (see _ccm_rootmux_xxx enumeration).

# 5.5.2 static uint32\_t CLOCK\_GetRootMux ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

#### **Parameters**

rootClk	Root clock control (see clock_root_control_t enumeration).
---------	--

#### Returns

Root mux value (see \_ccm\_rootmux\_xxx enumeration).

# MCUXpresso SDK API Reference Manual

#### **Parameters**

base	CCM base pointer.
rootClk	Root clock control (see clock_root_control_t enumeration)

# 

#### **Parameters**

base	CCM base pointer.
rootClk	Root control (see clock_root_control_t enumeration)

# 5.5.5 static bool CLOCK\_IsRootEnabled ( clock\_root\_control\_t rootClk ) [inline], [static]

#### **Parameters**

base	CCM base pointer.
rootClk	Root control (see clock_root_control_t enumeration)

#### Returns

CCM root enabled or not.

- true: Clock root is enabled.
- false: Clock root is disabled.

# 5.5.6 void CLOCK\_UpdateRoot ( clock\_root\_control\_t ccmRootClk, uint32\_t mux, uint32\_t pre, uint32\_t post )

Parameters
------------

ccmRootClk	Root control (see clock_root_control_t enumeration)
root	mux value (see _ccm_rootmux_xxx enumeration)
pre	Pre divider value (0-7, divider=n+1)
post	Post divider value (0-63, divider=n+1)

# 5.5.7 void CLOCK\_SetRootDivider ( clock\_root\_control\_t ccmRootClk, uint32\_t pre, uint32\_t post )

#### **Parameters**

ccmRootClk	Root control (see clock_root_control_t enumeration)
pre	Pre divider value (1-8)
post	Post divider value (1-64)

# 5.5.8 static uint32\_t CLOCK\_GetRootPreDivider ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

#### **Parameters**

rootClk	Root clock name (see clock_root_control_t enumeration).
---------	---

#### Returns

Root Pre divider value.

# 5.5.9 static uint32\_t CLOCK\_GetRootPostDivider ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

#### **Parameters**

rootClk Root clock name (see clock\_root\_control\_t enumeration).

Returns

Root Post divider value.

## 5.5.10 void CLOCK\_InitOSC25M ( const osc\_config\_t \* config )

**Parameters** 

osc configuration config

- 5.5.11 void CLOCK DeinitOSC25M (void)
- 5.5.12 void CLOCK InitOSC27M ( const osc\_config\_t \* config\_)
- 5.5.13 void CLOCK\_DeinitOSC27M (void)

**Parameters** 

osc configuration config

#### static void CLOCK SwitchOSC32Src ( osc32\_src\_t sel ) [inline], 5.5.14 [static]

**Parameters** 

OSC32 input clock select sel

# 5.5.15 static void CLOCK ControlGate ( uint32 t ccmGate, clock\_gate\_value\_t control ) [inline], [static]

base CCM base pointer.

#### **Parameters**

ccmGate	Gate control (see clock_pll_gate_t and clock_ip_name_t enumeration)
control	Gate control value (see clock_gate_value_t)

## 5.5.16 void CLOCK EnableClock ( clock\_ip\_name\_t ccmGate )

Take care of that one module may need to set more than one clock gate.

#### **Parameters**

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

# 5.5.17 void CLOCK\_DisableClock ( clock\_ip\_name\_t ccmGate )

Take care of that one module may need to set more than one clock gate.

#### **Parameters**

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

# 5.5.18 static void CLOCK\_PowerUpPII ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

# 5.5.19 static void CLOCK\_PowerDownPII ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

5.5.20 static void CLOCK\_SetPIIBypass ( CCM\_ANALOG\_Type \* base, clock\_pll\_bypass\_ctrl\_t pllControl, bool bypass ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see ccm_analog_pll_control_t enumeration)
bypass	Bypass the PLL.  • true: Bypass the PLL.  • false: Do not bypass the PLL.

# 5.5.21 static bool CLOCK\_IsPIIBypassed ( CCM\_ANALOG\_Type \* base, clock\_pll\_bypass\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see ccm_analog_pll_control_t enumeration)

#### Returns

PLL bypass status.

• true: The PLL is bypassed.

• false: The PLL is not bypassed.

# 5.5.22 static bool CLOCK\_IsPIILocked ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

#### Parameters

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

#### Returns

PLL lock status.

• true: The PLL clock is locked.

• false: The PLL clock is not locked.

# 5.5.23 static void CLOCK\_EnableAnalogClock ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t pllClock ) [inline], [static]

45

#### **Parameters**

base	CCM_ANALOG base pointer.
pllClock	PLL clock name (see ccm_analog_pll_clock_t enumeration)

# 5.5.24 static void CLOCK\_DisableAnalogClock ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t pllClock ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllClock	PLL clock name (see ccm_analog_pll_clock_t enumeration)

# 5.5.25 static void CLOCK\_OverrideAnalogClke ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t ovClock, bool override ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
ovClock	PLL clock name (see clock_pll_clke_t enumeration)
override	Override the PLL.  • true: Override the PLL clke, CCM will handle it.  • false: Do not override the PLL clke.

# 5.5.26 static void CLOCK\_OverridePIIPd ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pdClock, bool override ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pdClock	PLL clock name (see clock_pll_ctrl_t enumeration)

override	Override the PLL.
	• true: Override the PLL clke, CCM will handle it.
	false: Do not override the PLL clke.

## 5.5.27 void CLOCK InitArmPII ( const ccm\_analog\_frac\_pll\_config\_t \* config\_)

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

Note

This function can't detect whether the Arm PLL has been enabled and used by some IPs.

## 5.5.28 void CLOCK InitSysPII1 ( const ccm\_analog\_sscg\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumera-
	tion).

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

# 5.5.29 void CLOCK\_InitSysPII2 ( const ccm\_analog\_sscg\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumera-
	tion).

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

# 5.5.30 void CLOCK InitSysPll3 ( const ccm\_analog\_sscg\_pll\_config\_t \* config )

#### MCUXpresso SDK API Reference Manual

47

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

# 5.5.31 void CLOCK\_InitDramPII ( const ccm\_analog\_sscg\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the DDR PLL has been enabled and used by some IPs.

# 5.5.32 void CLOCK\_InitAudioPll1 ( const ccm\_analog\_frac\_pll\_config\_t \* config )

#### Parameters

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

# $5.5.33 \quad void \ CLOCK\_InitAudioPII2 \ ( \ const \ ccm\_analog\_frac\_pll\_config\_t * \textit{config} \ )$

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

# 5.5.34 void CLOCK\_InitVideoPII1 ( const ccm\_analog\_frac\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

# 5.5.35 void CLOCK\_InitVideoPII2 ( const ccm\_analog\_sscg\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the VIDEO PLL has been enabled and used by some IPs.

# 5.5.36 void CLOCK\_InitSSCGPII ( CCM\_ANALOG\_Type \* base, const ccm\_analog\_sscg\_pll\_config\_t \* config, clock\_pll\_ctrl\_t type )

### **Parameters**

base	CCM ANALOG base address
Duse	Cent Aivalog base address

config	Pointer to the configuration structure(see ccm_analog_sscg_pll_config_t enumeration).
type	sscg pll type

# 5.5.37 uint32\_t CLOCK\_GetSSCGPIIFreq ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq, bool pll1Bypass )

#### **Parameters**

base	CCM ANALOG base address.
type	sscg pll type
pll1Bypass	pll1 bypass flag

#### Returns

Clock frequency

# 5.5.38 void CLOCK\_InitFracPII ( CCM\_ANALOG\_Type \* base, const ccm\_analog\_frac\_pll\_config\_t \* config, clock\_pll\_ctrl\_t type )

#### **Parameters**

base	CCM ANALOG base address.
config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).
type	fractional pll type.

# 5.5.39 uint32\_t CLOCK\_GetFracPllFreq ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq )

### Parameters

base	CCM_ANALOG base pointer.
type	fractional pll type.
fractional	pll reference clock frequency

## MCUXpresso SDK API Reference Manual

Returns

Clock frequency

# 5.5.40 uint32\_t CLOCK\_GetPIIFreq ( clock\_pll\_ctrl\_t pll )

**Parameters** 

type	fractional pll type.
------	----------------------

Returns

Clock frequency

## 5.5.41 uint32\_t CLOCK\_GetPIIRefClkFreq ( clock\_pll\_ctrl\_t ctrl )

Parameters

type fractional pll type.	
---------------------------	--

Returns

Clock frequency

# 5.5.42 uint32\_t CLOCK\_GetFreq ( clock\_name\_t clockName )

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock\_name\_t.

**Parameters** 

clockName	Clock names defined in clock_name_t
-----------	-------------------------------------

Returns

Clock frequency value in hertz

# 5.5.43 uint32\_t CLOCK\_GetCoreM4Freq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

# 5.5.44 uint32\_t CLOCK\_GetAxiFreq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

# 5.5.45 uint32\_t CLOCK\_GetAhbFreq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

# **Chapter 6**

# **ECSPI: Serial Peripheral Interface Driver**

#### **Overview** 6.1

## **Modules**

- ECSPI DriverECSPI FreeRTOS Driver

#### **ECSPI Driver**

### 6.2 ECSPI Driver

#### 6.2.1 Overview

ECSPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for ECSPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. ECSPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the spi\_handle\_t as the first parameter. Initialize the handle by calling the SPI\_MasterTransferCreateHandle() or SPI\_SlaveTransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SPI\_MasterTransferNon-Blocking() and SPI\_SlaveTransferNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_SPI\_Idle status.

### 6.2.2 Typical use case

#### 6.2.2.1 SPI master transfer using polling method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ecspi

### 6.2.2.2 SPI master transfer using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ecspi

#### **Data Structures**

- struct ecspi\_channel\_config\_t
  - ECSPI user channel configure structure. More...
- struct ecspi\_master\_config\_t
  - ECSPI master configure structure. More...
- struct ecspi\_slave\_config\_t
  - ECSPI slave configure structure. More...
- struct ecspi\_transfer\_t
  - ECSPI transfer structure. More...
- struct ecspi master handle t

ECSPI master handle structure. More...

#### **Macros**

• #define ECSPI\_DUMMYDATA (0xFFFFFFFU)

ECSPI dummy transfer data, the data is sent while txBuff is NULL.

## **Typedefs**

- typedef ecspi\_master\_handle\_t ecspi\_slave\_handle\_t Slave handle is the same with master handle.
- typedef void(\* ecspi\_master\_callback\_t )(ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, status\_t status, void \*userData)

ECSPI master callback for finished transmit.

• typedef void(\* ecspi\_slave\_callback\_t)(ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, status\_t status, void \*userData)

ECSPI slave callback for finished transmit.

#### **Enumerations**

```
enum _ecspi_status {
 kStatus_ECSPI_Busy = MAKE_STATUS(kStatusGroup_ECSPI, 0),
 kStatus ECSPI Idle = MAKE STATUS(kStatusGroup ECSPI, 1),
 kStatus_ECSPI_Error = MAKE_STATUS(kStatusGroup_ECSPI, 2),
 kStatus ECSPI HardwareOverFlow = MAKE STATUS(kStatusGroup ECSPI, 3) }
    Return status for the ECSPI driver.
enum ecspi_clock_polarity_t {
 kECSPI PolarityActiveHigh = 0x0U,
 kECSPI_PolarityActiveLow }
    ECSPI clock polarity configuration.
enum ecspi_clock_phase_t {
 kECSPI ClockPhaseFirstEdge,
 kECSPI ClockPhaseSecondEdge }
    ECSPI clock phase configuration.
enum _ecspi_interrupt_enable {
 kECSPI_TxfifoEmptyInterruptEnable = ECSPI_INTREG_TEEN_MASK,
 kECSPI_TxFifoDataRequstInterruptEnable = ECSPI_INTREG_TDREN_MASK,
 kECSPI TxFifoFullInterruptEnable = ECSPI INTREG TFEN MASK,
 kECSPI_RxFifoReadyInterruptEnable = ECSPI_INTREG_RREN_MASK,
 kECSPI RxFifoDataRegustInterruptEnable = ECSPI INTREG RDREN MASK,
 kECSPI RxFifoFullInterruptEnable = ECSPI INTREG RFEN MASK,
 kECSPI_RxFifoOverFlowInterruptEnable = ECSPI_INTREG_ROEN_MASK,
 kECSPI_TransferCompleteInterruptEnable = ECSPI_INTREG_TCEN_MASK,
 kECSPI AllInterruptEnable }
    ECSPI interrupt sources.
enum _ecspi_flags {
```

MCUXpresso SDK API Reference Manual

#### **ECSPI Driver**

```
kECSPI TxfifoEmptyFlag = ECSPI STATREG TE MASK,
 kECSPI_TxFifoDataRequstFlag = ECSPI_STATREG_TDR_MASK,
 kECSPI_TxFifoFullFlag = ECSPI_STATREG_TF_MASK,
 kECSPI_RxFifoReadyFlag = ECSPI_STATREG_RR_MASK,
 kECSPI_RxFifoDataRequstFlag = ECSPI_STATREG_RDR_MASK,
 kECSPI_RxFifoFullFlag = ECSPI_STATREG_RF_MASK,
 kECSPI_RxFifoOverFlowFlag = ECSPI_STATREG_RO_MASK,
 kECSPI_TransferCompleteFlag = ECSPI_STATREG_TC_MASK }
    ECSPI status flags.

 enum ecspi dma enable t {

 kECSPI_TxDmaEnable = ECSPI_DMAREG_TEDEN_MASK,
 kECSPI_RxDmaEnable = ECSPI_DMAREG_RXDEN_MASK,
 kECSPI_DmaAllEnable = (ECSPI_DMAREG_TEDEN_MASK | ECSPI_DMAREG_RXDEN_M-
  ASK) }
    ECSPI DMA enable.
enum ecspi_Data_ready_t {
 kECSPI_DataReadyIgnore = 0x0U,
 kECSPI DataReadyFallingEdge,
 kECSPI_DataReadyLowLevel }
    ECSPI SPI_RDY signal configuration.
enum ecspi_channel_source_t {
 kECSPI Channel = 0x0U,
 kECSPI Channel1,
 kECSPI_Channel2,
 kECSPI_Channel3 }
    ECSPI channel select source.
enum ecspi_master_slave_mode_t {
 kECSPI Slave = 0U,
 kECSPI_Master }
    ECSPI master or slave mode configuration.
• enum ecspi data line inactive state t {
 kECSPI DataLineInactiveStateHigh = 0x0U,
 kECSPI_DataLineInactiveStateLow }
    ECSPI data line inactive state configuration.
enum ecspi_clock_inactive_state_t {
 kECSPI_ClockInactiveStateLow = 0x0U,
 kECSPI ClockInactiveStateHigh }
    ECSPI clock inactive state configuration.
• enum ecspi_chip_select_active_state_t {
  kECSPI_ChipSelectActiveStateLow = 0x0U,
 kECSPI ChipSelectActiveStateHigh }
    ECSPI active state configuration.
enum ecspi_wave_form_t {
 kECSPI_WaveFormSingle = 0x0U,
 kECSPI WaveFormMultiple }
    ECSPI wave form configuration.
enum ecspi_sample_period_clock_source_t {
```

```
kECSPI spiClock = 0x0U,
kECSPI_lowFreqClock }
  ECSPI sample period clock configuration.
```

#### **Driver version**

• #define FSL ECSPI DRIVER VERSION (MAKE VERSION(2, 0, 0)) ECSPI driver version 2.0.0.

#### Initialization and deinitialization

- void ECSPI\_MasterGetDefaultConfig (ecspi\_master\_config\_t \*config)
  - Sets the ECSPI configuration structure to default values.
- void ECSPI\_MasterInit (ECSPI\_Type \*base, const ecspi\_master\_config\_t \*config, uint32\_t src-Clock\_Hz)

Initializes the ECSPI with configuration.

- void ECSPI\_SlaveGetDefaultConfig (ecspi\_slave\_config\_t \*config)
  - Sets the ECSPI configuration structure to default values.
- void ECSPI\_SlaveInit (ECSPI\_Type \*base, const ecspi\_slave\_config\_t \*config)

Initializes the ECSPI with configuration.

• void ECSPI\_Deinit (ECSPI\_Type \*base)

De-initializes the ECSPI.

• static void ECSPI\_Enable (ECSPI\_Type \*base, bool enable)

Enables or disables the ECSPI.

#### **Status**

- static uint32 t ECSPI GetStatusFlags (ECSPI Type \*base)
  - Gets the status flag.
- static void ECSPI\_ClearStatusFlags (ECSPI\_Type \*base, uint32\_t mask) Clear the status flag.

## Interrupts

- static void ECSPI\_EnableInterrupts (ECSPI\_Type \*base, uint32\_t mask) Enables the interrupt for the ECSPI.
- static void ECSPI DisableInterrupts (ECSPI Type \*base, uint32 t mask)
  - Disables the interrupt for the ECSPI.

#### **Software Reset**

• static void ECSPI\_SoftwareReset (ECSPI\_Type \*base) Software reset.

#### MCUXpresso SDK API Reference Manual

#### Channel mode check

• static bool ECSPI\_IsMaster (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel)

\*Mode check.

#### **DMA Control**

• static void ECSPI\_EnableDMA (ECSPI\_Type \*base, uint32\_t mask, bool enable) Enables the DMA source for ECSPI.

### **FIFO Operation**

- static uint8\_t ECSPI\_GetTxFifoCount (ECSPI\_Type \*base)

  Get the Tx FIFO data count.
- static uint8\_t ECSPI\_GetRxFifoCount (ECSPI\_Type \*base)

  Get the Rx FIFO data count.

### **Bus Operations**

- static void ECSPI\_SetChannelSelect (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel)

  Set channel select for transfer.
- void ECSPI\_SetChannelConfig (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel, const ecspi\_channel\_config\_t \*config\_

Set channel select configuration for transfer.

- void ECSPI\_SetBaudRate (ECSPI\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the baud rate for ECSPI transfer.
- void ECSPI\_WriteBlocking (ECSPI\_Type \*base, uint32\_t \*buffer, size\_t size) Sends a buffer of data bytes using a blocking method.
- static void ECSPI WriteData (ECSPI Type \*base, uint32 t data)

Writes a data into the ECSPI data register.

• static uint32 t ECSPI ReadData (ECSPI Type \*base)

Gets a data from the ECSPI data register.

#### **Transactional**

• void ECSPI\_MasterTransferCreateHandle (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, ecspi\_master\_callback\_t callback, void \*userData)

Initializes the ECSPI master handle.

- status\_t ECSPI\_MasterTransferBlocking (ECSPI\_Type \*base, ecspi\_transfer\_t \*xfer)
  - Transfers a block of data using a polling method.
- status\_t ECSPI\_MasterTransferNonBlocking (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, ecspi transfer t \*xfer)

Performs a non-blocking ECSPI interrupt transfer.

• status\_t ECSPI\_MasterTransferGetCount (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, size t \*count)

#### MCUXpresso SDK API Reference Manual

Gets the bytes of the ECSPI interrupt transferred.

- void ECSPI\_MasterTransferAbort (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle) Aborts an ECSPI transfer using interrupt.
- void ECSPI\_MasterTransferHandleIRQ (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle)

  Interrupts the handler for the ECSPI.
- void ECSPI\_SlaveTransferCreateHandle (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, ecspi-slave callback t callback, void \*userData)

Initializes the ECSPI slave handle.

• static status\_t ECSPI\_SlaveTransferNonBlocking (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, ecspi transfer t \*xfer)

Performs a non-blocking ECSPI slave interrupt transfer.

static status\_t ECSPI\_SlaveTransferGetCount (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, size\_t \*count)

Gets the bytes of the ECSPI interrupt transferred.

- static void ECSPI\_SlaveTransferAbort (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle)

  Aborts an ECSPI slave transfer using interrupt.
- void ECSPI\_SlaveTransferHandleIRQ (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle)

  Interrupts a handler for the ECSPI slave.

#### 6.2.3 Data Structure Documentation

#### 6.2.3.1 struct ecspi\_channel\_config\_t

#### **Data Fields**

ecspi\_master\_slave\_mode\_t channelMode

Channel mode.

• ecspi\_clock\_inactive\_state\_t clockInactiveState

Clock line (SCLK) inactive state.

• ecspi\_data\_line\_inactive\_state\_t dataLineInactiveState

Data line (MOSI&MISO) inactive state.

• ecspi\_chip\_select\_active\_state\_t chipSlectActiveState

Chip select(SS) line active state.

ecspi\_wave\_form\_t waveForm

Wave form.

• ecspi\_clock\_polarity\_t polarity

Clock polarity.

ecspi\_clock\_phase\_t phase

Clock phase.

### 6.2.3.2 struct ecspi\_master\_config\_t

#### **Data Fields**

- ecspi\_channel\_source\_t channel
  - Channel number.
- ecspi channel config t channelConfig

Channel configuration.

#### MCUXpresso SDK API Reference Manual

ecspi\_sample\_period\_clock\_source\_t samplePeriodClock

Sample period clock source.

• uint8\_t burstLength

Burst length.

• uint8\_t chipSelectDelay

SS delay time.

• uint16\_t samplePeriod

Sample period.

uint8\_t txFifoThreshold

TX Threshold.

uint8\_t rxFifoThreshold

RX Threshold.

• uint32\_t baudRate\_Bps

ECSPI baud rate for master mode.

bool enableLoopback

Enable the ECSPI loopback test.

#### 6.2.3.2.0.1 Field Documentation

#### 6.2.3.2.0.1.1 bool ecspi\_master\_config\_t::enableLoopback

### 6.2.3.3 struct ecspi\_slave\_config\_t

#### **Data Fields**

• uint8\_t burstLength

Burst length.

uint8\_t txFifoThreshold

TX Threshold.

• uint8\_t rxFifoThreshold

RX Threshold.

• ecspi\_channel\_config\_t channelConfig

Channel configuration.

#### 6.2.3.4 struct ecspi\_transfer\_t

#### **Data Fields**

• uint32 t \* txData

Send buffer.

•  $uint32_t * rxData$ 

Receive buffer.

size\_t dataSize

Transfer bytes.

ecspi\_channel\_source\_t channel

ECSPI channel select.

#### 6.2.3.5 struct ecspi\_master\_handle

#### **Data Fields**

• ecspi\_channel\_source\_t channel

Channel number.

• uint32\_t \*volatile txData

*Transfer buffer.* 

• uint32\_t \*volatile rxData

Receive buffer.

• volatile size t txRemainingBytes

Send data remaining in bytes.

volatile size\_t rxRemainingBytes

Receive data remaining in bytes.

• volatile uint32 t state

ECSPI internal state.

• size t transferSize

Bytes to be transferred.

• ecspi\_master\_callback\_t callback

ECSPI callback.

void \* userData

Callback parameter.

#### 6.2.4 Macro Definition Documentation

- 6.2.4.1 #define FSL ECSPI DRIVER VERSION (MAKE VERSION(2, 0, 0))
- 6.2.4.2 #define ECSPI\_DUMMYDATA (0xFFFFFFFU)

### 6.2.5 Enumeration Type Documentation

#### 6.2.5.1 enum \_ecspi\_status

#### Enumerator

kStatus\_ECSPI\_Busy ECSPI bus is busy.

kStatus\_ECSPI\_Idle ECSPI is idle.

kStatus ECSPI Error ECSPI error.

kStatus\_ECSPI\_HardwareOverFlow ECSPI hardware overflow.

#### 6.2.5.2 enum ecspi\_clock\_polarity\_t

#### Enumerator

**kECSPI\_PolarityActiveHigh** Active-high ECSPI polarity high (idles low). **kECSPI\_PolarityActiveLow** Active-low ECSPI polarity low (idles high).

#### MCUXpresso SDK API Reference Manual

#### 6.2.5.3 enum ecspi\_clock\_phase\_t

#### Enumerator

**kECSPI\_ClockPhaseFirstEdge** First edge on SPSCK occurs at the middle of the first cycle of a data transfer.

**kECSPI\_ClockPhaseSecondEdge** First edge on SPSCK occurs at the start of the first cycle of a data transfer.

### 6.2.5.4 enum \_ecspi\_interrupt\_enable

#### Enumerator

kECSPI\_TxfifoEmptyInterruptEnable Transmit FIFO buffer empty interrupt.

kECSPI\_TxFifoDataRequstInterruptEnable Transmit FIFO data requst interrupt.

**kECSPI** TxFifoFullInterruptEnable Transmit FIFO full interrupt.

kECSPI\_RxFifoReadyInterruptEnable Receiver FIFO ready interrupt.

kECSPI\_RxFifoDataRequstInterruptEnable Receiver FIFO data requst interrupt.

kECSPI\_RxFifoFullInterruptEnable Receiver FIFO full interrupt.

kECSPI\_RxFifoOverFlowInterruptEnable Receiver FIFO buffer overflow interrupt.

kECSPI\_TransferCompleteInterruptEnable Transfer complete interrupt.

*kECSPI\_AllInterruptEnable* All interrupt.

#### 6.2.5.5 enum \_ecspi\_flags

#### Enumerator

kECSPI\_TxfifoEmptyFlag Transmit FIFO buffer empty flag.

kECSPI\_TxFifoDataRegustFlag Transmit FIFO data requst flag.

kECSPI\_TxFifoFullFlag Transmit FIFO full flag.

kECSPI RxFifoReadyFlag Receiver FIFO ready flag.

kECSPI\_RxFifoDataRequstFlag Receiver FIFO data requst flag.

kECSPI\_RxFifoFullFlag Receiver FIFO full flag.

kECSPI RxFifoOverFlowFlag Receiver FIFO buffer overflow flag.

kECSPI\_TransferCompleteFlag Transfer complete flag.

### 6.2.5.6 enum \_ecspi\_dma\_enable\_t

#### Enumerator

kECSPI TxDmaEnable Tx DMA request source.

**kECSPI\_RxDmaEnable** Rx DMA request source.

**kECSPI** DmaAllEnable All DMA request source.

#### **MCUXpresso SDK API Reference Manual**

### 6.2.5.7 enum ecspi\_Data\_ready\_t

#### Enumerator

```
kECSPI_DataReadyIgnore SPI_RDY signal is ignored.

kECSPI_DataReadyFallingEdge SPI_RDY signal will be triggerd by the falling edge.

kECSPI_DataReadyLowLevel SPI_RDY signal will be triggerd by a low level.
```

### 6.2.5.8 enum ecspi\_channel\_source\_t

#### Enumerator

```
kECSPI_Channel0 Channel 0 is selectd.
kECSPI_Channel1 Channel 1 is selectd.
kECSPI_Channel2 Channel 2 is selectd.
kECSPI_Channel3 Channel 3 is selectd.
```

### 6.2.5.9 enum ecspi\_master\_slave\_mode\_t

#### Enumerator

```
kECSPI_Master ECSPI peripheral operates in slave mode. kECSPI_Master ECSPI peripheral operates in master mode.
```

#### 6.2.5.10 enum ecspi\_data\_line\_inactive\_state\_t

#### Enumerator

```
kECSPI_DataLineInactiveStateHigh The data line inactive state stays high. kECSPI_DataLineInactiveStateLow The data line inactive state stays low.
```

### 6.2.5.11 enum ecspi\_clock\_inactive\_state\_t

#### Enumerator

```
kECSPI_ClockInactiveStateLow The SCLK inactive state stays low. 
kECSPI_ClockInactiveStateHigh The SCLK inactive state stays high.
```

## 6.2.5.12 enum ecspi\_chip\_select\_active\_state\_t

#### Enumerator

```
kECSPI_ChipSelectActiveStateLow The SS signal line active stays low. kECSPI_ChipSelectActiveStateHigh The SS signal line active stays high.
```

### MCUXpresso SDK API Reference Manual

#### 6.2.5.13 enum ecspi\_wave\_form\_t

#### Enumerator

**kECSPI\_WaveFormSingle** The wave form for signal burst. **kECSPI\_WaveFormMultiple** The wave form for multiple burst.

### 6.2.5.14 enum ecspi\_sample\_period\_clock\_source\_t

Enumerator

kECSPI\_spiClock The sample period clock source is SCLK.kECSPI\_lowFreqClock The sample seriod clock source is low\_frequency reference clock(32.768 kHz).

#### 6.2.6 Function Documentation

### 6.2.6.1 void ECSPI\_MasterGetDefaultConfig ( ecspi\_master\_config\_t \* config )

The purpose of this API is to get the configuration structure initialized for use in ECSPI\_MasterInit(). User may use the initialized structure unchanged in ECSPI\_MasterInit, or modify some fields of the structure before calling ECSPI\_MasterInit. After calling this API, the master is ready to transfer. Example:

```
ecspi_master_config_t config;
ECSPI_MasterGetDefaultConfig(&config);
```

#### **Parameters**

config pointer to config structure

## 6.2.6.2 void ECSPI\_MasterInit ( ECSPI\_Type \* base, const ecspi\_master\_config\_t \* config, uint32\_t srcClock\_Hz )

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI\_-MasterGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_master_config_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_MasterInit(ECSPI0, &config);
```

#### **Parameters**

	base	ECSPI base pointer
	config	pointer to master configuration structure
src	Clock_Hz	Source clock frequency.

### 6.2.6.3 void ECSPI\_SlaveGetDefaultConfig ( ecspi\_slave\_config\_t \* config )

The purpose of this API is to get the configuration structure initialized for use in ECSPI\_SlaveInit(). User may use the initialized structure unchanged in ECSPI\_SlaveInit(), or modify some fields of the structure before calling ECSPI\_SlaveInit(). After calling this API, the master is ready to transfer. Example:

```
ecspi_Slaveconfig_t config;
ECSPI_SlaveGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to config structure
--------	-----------------------------

### 6.2.6.4 void ECSPI\_SlaveInit ( ECSPI\_Type \* base, const ecspi\_slave\_config\_t \* config\_)

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI\_-SlaveGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_Salveconfig_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_SlaveInit(ECSPI1, &config);
```

#### **Parameters**

base	ECSPI base pointer
config	pointer to master configuration structure

## 6.2.6.5 void ECSPI\_Deinit ( ECSPI\_Type \* base )

Calling this API resets the ECSPI module, gates the ECSPI clock. The ECSPI module can't work unless calling the ECSPI\_MasterInit/ECSPI\_SlaveInit to initialize module.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	ECSPI base pointer
------	--------------------

## 

#### Parameters

base	ECSPI base pointer
enable	pass true to enable module, false to disable module

## 

#### **Parameters**

base	ECSPI base pointer

#### Returns

ECSPI Status, use status flag to AND <u>ecspi\_flags</u> could get the related status.

## 6.2.6.8 static void ECSPI\_ClearStatusFlags ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	ECSPI base pointer
mask	ECSPI Status, use status flag to AND _ecspi_flags could get the related status.

## 6.2.6.9 static void ECSPI\_EnableInterrupts ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	<ul> <li>kECSPI_TxfifoEmptyInterruptEnable</li> </ul>
	<ul> <li>kECSPI_TxFifoDataRequstInterruptEnable</li> </ul>
	<ul> <li>kECSPI_TxFifoFullInterruptEnable</li> </ul>
	<ul> <li>kECSPI_RxFifoReadyInterruptEnable</li> </ul>
	<ul> <li>kECSPI_RxFifoDataRequstInterruptEnable</li> </ul>
	kECSPI_RxFifoFullInterruptEnable
	<ul> <li>kECSPI_RxFifoOverFlowInterruptEnable</li> </ul>
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable
	-

## 6.2.6.10 static void ECSPI\_DisableInterrupts ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	kECSPI_TxfifoEmptyInterruptEnable
	kECSPI_TxFifoDataRequstInterruptEnable
	kECSPI_TxFifoFullInterruptEnable
	kECSPI_RxFifoReadyInterruptEnable
	kECSPI_RxFifoDataRequstInterruptEnable
	kECSPI_RxFifoFullInterruptEnable
	kECSPI_RxFifoOverFlowInterruptEnable
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable
	-

## 

#### **Parameters**

base	ECSPI base pointer
------	--------------------

## 6.2.6.12 static bool ECSPI\_IsMaster ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer
channel	ECSPI channel source

#### Returns

mode of channel

## 6.2.6.13 static void ECSPI\_EnableDMA ( ECSPI\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer
source	ECSPI DMA source.
enable	True means enable DMA, false means disable DMA

### 

#### Parameters

base	ECSPI base pointer.
------	---------------------

#### Returns

the number of words in Tx FIFO buffer.

## 

#### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	ECSPI base pointer.
------	---------------------

#### Returns

the number of words in Rx FIFO buffer.

## 6.2.6.16 static void ECSPI\_SetChannelSelect ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer	
channel	Channel source.	

## 6.2.6.17 void ECSPI\_SetChannelConfig ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel, const ecspi\_channel\_config\_t \* config\_)

The purpose of this API is to set the channel will be use to transfer. User may use this API after instance has been initialized or before transfer start. The configuration structure #\_ecspi\_channel\_config\_ can be filled by user from scratch. After calling this API, user can select this channel as transfer channel.

#### Parameters

base	ECSPI base pointer	
channel	Channel source.	
config	Configuration struct of channel	

## 6.2.6.18 void ECSPI\_SetBaudRate ( ECSPI\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

This is only used in master.

Parameters

base	ECSPI base pointer	
baudRate_Bps	baud rate needed in Hz.	
srcClock_Hz	ECSPI source clock frequency in Hz.	

## 6.2.6.19 void ECSPI\_WriteBlocking ( ECSPI\_Type \* base, uint32\_t \* buffer, size\_t size )

#### Note

This function blocks via polling until all bytes have been sent.

#### **Parameters**

base	ECSPI base pointer	
buffer	Γhe data bytes to send	
size	The number of data bytes to send	

## 6.2.6.20 static void ECSPI\_WriteData ( ECSPI\_Type \* base, uint32\_t data ) [inline], [static]

#### Parameters

base	base ECSPI base pointer	
data	Data needs to be write.	

## 6.2.6.21 static uint32\_t ECSPI\_ReadData ( ECSPI\_Type \* base ) [inline], [static]

#### Parameters

base	ECSPI base pointer
------	--------------------

#### Returns

Data in the register.

6.2.6.22 void ECSPI\_MasterTransferCreateHandle ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, ecspi\_master\_callback\_t callback, void \* userData )

This function initializes the ECSPI master handle which can be used for other ECSPI master transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	ECSPI peripheral base address.	
handle	ECSPI handle pointer.	
callback	Callback function.	
userData	userData User data.	

## 6.2.6.23 status\_t ECSPI\_MasterTransferBlocking ( ECSPI\_Type \* base, ecspi\_transfer\_t \* xfer )

#### Parameters

base	SPI base pointer
xfer	pointer to spi_xfer_config_t structure

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.

## 6.2.6.24 status\_t ECSPI\_MasterTransferNonBlocking ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, ecspi\_transfer\_t \* xfer )

Note

The API immediately returns after transfer initialization is finished. If ECSPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

#### **Parameters**

base	ECSPI peripheral base address.	
handle	pointer to ecspi_master_handle_t structure which stores the transfer state	
xfer	pointer to ecspi_transfer_t structure	

## Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

## 6.2.6.25 status\_t ECSPI\_MasterTransferGetCount ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, size\_t \* count )

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI master.

#### Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is not a non-blocking transaction currently in progress.

## 6.2.6.26 void ECSPI\_MasterTransferAbort ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle )

#### **Parameters**

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

## 6.2.6.27 void ECSPI\_MasterTransferHandleIRQ ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state.

**NXP Semiconductors** 

**MCUXpresso SDK API Reference Manual** 73

6.2.6.28 void ECSPI\_SlaveTransferCreateHandle ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, ecspi\_slave\_callback\_t callback, void \* userData )

This function initializes the ECSPI slave handle which can be used for other ECSPI slave transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

#### **Parameters**

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

## 6.2.6.29 static status\_t ECSPI\_SlaveTransferNonBlocking ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, ecspi\_transfer\_t \* xfer ) [inline], [static]

Note

The API returns immediately after the transfer initialization is finished.

#### Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

## 6.2.6.30 static status\_t ECSPI\_SlaveTransferGetCount ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, size\_t \* count ) [inline], [static]

#### **Parameters**

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI slave.

#### Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is not a non-blocking transaction currently in progress.

## 6.2.6.31 static void ECSPI\_SlaveTransferAbort ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle ) [inline], [static]

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

## 6.2.6.32 void ECSPI\_SlaveTransferHandleIRQ ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_slave_handle_t structure which stores the transfer state

MCUXpresso SDK API Reference Manual

#### 6.3 **ECSPI FreeRTOS Driver**

#### 6.3.1 Overview

### **ECSPI RTOS Operation**

- status\_t ECSPI\_RTOS\_Init (ecspi\_rtos\_handle\_t \*handle, ECSPI\_Type \*base, const ecspi\_master-\_config\_t \*masterConfig, uint32\_t srcClock\_Hz) Initializes ECSPI.
- status\_t ECSPI\_RTOS\_Deinit (ecspi\_rtos\_handle\_t \*handle) Deinitializes the ECSPI.
- status\_t ECSPI\_RTOS\_Transfer (ecspi\_rtos\_handle\_t \*handle, ecspi\_transfer\_t \*transfer) Performs ECSPI transfer.

#### 6.3.2 Function Documentation

## 6.3.2.1 status\_t ECSPI\_RTOS\_Init ( ecspi\_rtos\_handle\_t \* handle, ECSPI\_Type \* base, const ecspi\_master\_config\_t \* masterConfig, uint32 t srcClock\_Hz )

This function initializes the ECSPI module and related RTOS context.

#### **Parameters**

handle	The RTOS ECSPI handle, the pointer to an allocated space for RTOS context.
base	The pointer base address of the ECSPI instance to initialize.
masterConfig	Configuration structure to set-up ECSPI in master mode.
srcClock_Hz	Frequency of input clock of the ECSPI module.

#### Returns

status of the operation.

#### 6.3.2.2 status t ECSPI RTOS Deinit (ecspi rtos handle t \* handle )

This function deinitializes the ECSPI module and related RTOS context.

**Parameters** 

**MCUXpresso SDK API Reference Manual** 77 **NXP Semiconductors** 

## **ECSPI FreeRTOS Driver**

handle	The RTOS ECSPI handle.
--------	------------------------

## 6.3.2.3 status\_t ECSPI\_RTOS\_Transfer ( ecspi\_rtos\_handle\_t \* handle, ecspi\_transfer\_t \* transfer )

This function performs an ECSPI transfer according to data given in the transfer structure.

#### **Parameters**

handle	The RTOS ECSPI handle.
transfer	Structure specifying the transfer parameters.

#### Returns

status of the operation.

## Chapter 7

## **GPT: General Purpose Timer**

#### 7.1 Overview

The MCUXpresso SDK provides a driver for the General Purpose Timer (GPT) of MCUXpresso SDK devices.

## 7.2 Function groups

The gpt driver supports the generation of PWM signals, input capture and setting up the timer match conditions.

#### 7.2.1 Initialization and deinitialization

The function GPT\_Init() initializes the gpt with specified configurations. The function GPT\_GetDefault-Config() gets the default configurations. The initialization function configures the restart/free-run mode and input selection when running.

The function GPT\_Deinit() stops the timer and turns off the module clock.

## 7.3 Typical use case

## 7.3.1 GPT interrupt example

Set up a channel to trigger a periodic interrupt after every 1 second. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpt

#### **Data Structures**

• struct gpt\_config\_t

Structure to configure the running mode. More...

#### **Enumerations**

```
    enum gpt_clock_source_t {
        kGPT_ClockSource_Off = 0U,
        kGPT_ClockSource_Periph = 1U,
        kGPT_ClockSource_HighFreq = 2U,
        kGPT_ClockSource_Ext = 3U,
        kGPT_ClockSource_LowFreq = 4U,
        kGPT_ClockSource_Osc = 5U }
        List of clock sources.
```

MCUXpresso SDK API Reference Manual

#### Typical use case

```
• enum gpt input capture channel t {
 kGPT_InputCapture_Channel1 = 0U,
 kGPT InputCapture Channel2 = 1U }
    List of input capture channel number.
enum gpt_input_operation_mode_t {
  kGPT InputOperation Disabled = 0U,
 kGPT_InputOperation_RiseEdge = 1U,
 kGPT_InputOperation_FallEdge = 2U,
 kGPT InputOperation BothEdge = 3U }
    List of input capture operation mode.
• enum gpt output compare channel t {
 kGPT_OutputCompare_Channel1 = 0U,
 kGPT_OutputCompare_Channel2 = 1U,
 kGPT OutputCompare Channel3 = 2U }
    List of output compare channel number.
enum gpt_output_operation_mode_t {
  kGPT_OutputOperation_Disconnected = 0U,
 kGPT_OutputOperation_Toggle = 1U,
 kGPT OutputOperation Clear = 2U,
 kGPT_OutputOperation_Set = 3U,
 kGPT_OutputOperation_Activelow = 4U }
    List of output compare operation mode.
enum gpt_interrupt_enable_t {
  kGPT OutputCompare1InterruptEnable = GPT IR OF1IE MASK,
 kGPT_OutputCompare2InterruptEnable = GPT_IR_OF2IE_MASK,
 kGPT_OutputCompare3InterruptEnable = GPT_IR_OF3IE_MASK,
 kGPT InputCapture1InterruptEnable = GPT IR IF1IE MASK,
 kGPT InputCapture2InterruptEnable = GPT IR IF2IE MASK,
 kGPT_RollOverFlagInterruptEnable = GPT_IR_ROVIE_MASK }
    List of GPT interrupts.
enum gpt_status_flag_t {
 kGPT OutputCompare1Flag = GPT SR OF1 MASK,
 kGPT_OutputCompare2Flag = GPT_SR_OF2_MASK,
 kGPT_OutputCompare3Flag = GPT_SR_OF3_MASK,
 kGPT_InputCapture1Flag = GPT_SR_IF1_MASK,
 kGPT_InputCapture2Flag = GPT_SR_IF2_MASK,
 kGPT_RollOverFlag = GPT_SR_ROV_MASK }
    Status flag.
```

#### **Driver version**

• #define FSL\_GPT\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) Version 2.0.0.

#### Initialization and deinitialization

• void GPT\_Init (GPT\_Type \*base, const gpt\_config\_t \*initConfig)

Initialize GPT to reset state and initialize running mode.

• void GPT\_Deinit (GPT\_Type \*base)

Disables the module and gates the GPT clock.

• void GPT\_GetDefaultConfig (gpt\_config\_t \*config)

Fills in the GPT configuration structure with default settings.

### **Software Reset**

• static void GPT\_SoftwareReset (GPT\_Type \*base) Software reset of GPT module.

## **Clock source and frequency control**

- static void GPT\_SetClockSource (GPT\_Type \*base, gpt\_clock\_source\_t source)

  Set clock source of GPT.
- static gpt\_clock\_source\_t GPT\_GetClockSource (GPT\_Type \*base) Get clock source of GPT.
- static void GPT\_SetClockDivider (GPT\_Type \*base, uint32\_t divider)

  Set pre scaler of GPT.
- static uint32\_t GPT\_GetClockDivider (GPT\_Type \*base)

Get clock divider in GPT module.

• static void GPT\_SetOscClockDivider (GPT\_Type \*base, uint32\_t divider)

OSC 24M pre-scaler before selected by clock source.

• static uint32\_t GPT\_GetOscClockDivider (GPT\_Type \*base)

Get OSC 24M clock divider in GPT module.

## **Timer Start and Stop**

- static void GPT\_StartTimer (GPT\_Type \*base)

  Start GPT timer.
- static void GPT\_StopTimer (GPT\_Type \*base) Stop GPT timer.

## Read the timer period

• static uint32\_t GPT\_GetCurrentTimerCount (GPT\_Type \*base)

Reads the current GPT counting value.

## **GPT Input/Output Signal Control**

• static void GPT\_SetInputOperationMode (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel, gpt\_input\_operation\_mode\_t mode)

Set GPT operation mode of input capture channel.

• static gpt\_input\_operation\_mode\_t GPT\_GetInputOperationMode (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel)

Get GPT operation mode of input capture channel.

• static uint32\_t GPT\_GetInputCaptureValue (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel)

Get GPT input capture value of certain channel.

#### MCUXpresso SDK API Reference Manual

#### **Data Structure Documentation**

• static void GPT\_SetOutputOperationMode (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel, gpt\_output\_operation\_mode\_t mode)

Set GPT operation mode of output compare channel.

• static gpt\_output\_operation\_mode\_t GPT\_GetOutputOperationMode (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Get GPT operation mode of output compare channel.

• static void GPT\_SetOutputCompareValue (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel, uint32\_t value)

Set GPT output compare value of output compare channel.

• static uint32\_t GPT\_GetOutputCompareValue (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Get GPT output compare value of output compare channel.

• static void GPT\_ForceOutput (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Force GPT output action on output compare channel, ignoring comparator.

### **GPT Interrupt and Status Interface**

• static void GPT\_EnableInterrupts (GPT\_Type \*base, uint32\_t mask)

Enables the selected GPT interrupts.

• static void GPT\_DisableInterrupts (GPT\_Type \*base, uint32\_t mask)

Disables the selected GPT interrupts.

• static uint32\_t GPT\_GetEnabledInterrupts (GPT\_Type \*base)

Gets the enabled GPT interrupts.

#### Status Interface

- static uint32\_t GPT\_GetStatusFlags (GPT\_Type \*base, gpt\_status\_flag\_t flags) Get GPT status flags.
- static void GPT\_ClearStatusFlags (GPT\_Type \*base, gpt\_status\_flag\_t flags) Clears the GPT status flags.

#### 7.4 Data Structure Documentation

## 7.4.1 struct gpt\_config\_t

#### **Data Fields**

• gpt\_clock\_source\_t clockSource

clock source for GPT module.

• uint32\_t divider

*clock divider (prescaler+1) from clock source to counter.* 

bool enableFreeRun

true: FreeRun mode, false: Restart mode.

• bool enableRunInWait

GPT enabled in wait mode.

• bool enableRunInStop

GPT enabled in stop mode.

bool enableRunInDoze

GPT enabled in doze mode.

#### **Enumeration Type Documentation**

- bool enableRunInDbg
  - GPT enabled in debug mode.
- bool enableMode

```
true: counter reset to 0 when enabled; false: counter retain its value when enabled.
```

#### 7.4.1.0.0.2 Field Documentation

- 7.4.1.0.0.2.1 gpt\_clock\_source\_t gpt config t::clockSource
- 7.4.1.0.0.2.2 uint32\_t gpt\_config\_t::divider
- 7.4.1.0.0.2.3 bool gpt config t::enableFreeRun
- 7.4.1.0.0.2.4 bool gpt config t::enableRunInWait
- 7.4.1.0.0.2.5 bool gpt\_config\_t::enableRunInStop
- 7.4.1.0.0.2.6 bool gpt\_config\_t::enableRunInDoze
- 7.4.1.0.0.2.7 bool gpt\_config\_t::enableRunInDbg
- 7.4.1.0.0.2.8 bool gpt\_config\_t::enableMode

### 7.5 Enumeration Type Documentation

### 7.5.1 enum gpt\_clock\_source\_t

Note

Actual number of clock sources is SoC dependent

#### Enumerator

```
kGPT_ClockSource_Off GPT Clock Source Off.
```

kGPT\_ClockSource\_Periph GPT Clock Source from Peripheral Clock.

kGPT\_ClockSource\_HighFreq GPT Clock Source from High Frequency Reference Clock.

kGPT ClockSource Ext GPT Clock Source from external pin.

kGPT\_ClockSource\_LowFreq GPT Clock Source from Low Frequency Reference Clock.

kGPT\_ClockSource\_Osc GPT Clock Source from Crystal oscillator.

## 7.5.2 enum gpt\_input\_capture\_channel\_t

#### Enumerator

```
kGPT_InputCapture_Channel1 GPT Input Capture Channel1.kGPT_InputCapture_Channel2 GPT Input Capture Channel2.
```

## MCUXpresso SDK API Reference Manual

### **Enumeration Type Documentation**

### 7.5.3 enum gpt\_input\_operation\_mode\_t

#### Enumerator

```
    kGPT_InputOperation_Disabled
    kGPT_InputOperation_RiseEdge
    kGPT_InputOperation_FallEdge
    Capture on falling edge of input pin.
    kGPT_InputOperation_BothEdge
    Capture on both edges of input pin.
```

### 7.5.4 enum gpt\_output\_compare\_channel\_t

#### Enumerator

```
kGPT_OutputCompare_Channel1 Output Compare Channel1.kGPT_OutputCompare_Channel2 Output Compare Channel2.kGPT_OutputCompare_Channel3 Output Compare Channel3.
```

## 7.5.5 enum gpt\_output\_operation\_mode\_t

#### Enumerator

```
kGPT_OutputOperation_Disconnected Don't change output pin.
kGPT_OutputOperation_Toggle Toggle output pin.
kGPT_OutputOperation_Clear Set output pin low.
kGPT_OutputOperation_Set Set output pin high.
kGPT_OutputOperation_Activelow Generate a active low pulse on output pin.
```

## 7.5.6 enum gpt\_interrupt\_enable\_t

#### Enumerator

```
kGPT_OutputCompare1InterruptEnable
Output Compare Channel1 interrupt enable.
kGPT_OutputCompare2InterruptEnable
Output Compare Channel2 interrupt enable.
kGPT_OutputCompare3InterruptEnable
Output Compare Channel3 interrupt enable.
kGPT_InputCapture1InterruptEnable
Input Capture Channel1 interrupt enable.
kGPT_InputCapture2InterruptEnable
Input Capture Channel1 interrupt enable.
kGPT_RollOverFlagInterruptEnable
Counter rolled over interrupt enable.
```

### 7.5.7 enum gpt\_status\_flag\_t

#### Enumerator

```
    kGPT_OutputCompare1Flag
    Output compare channel 1 event.
    kGPT_OutputCompare2Flag
    Output compare channel 2 event.
    kGPT_InputCapture1Flag
    Input Capture channel 1 event.
    kGPT_InputCapture2Flag
    Input Capture channel 2 event.
    kGPT_RollOverFlag
    Counter reaches maximum value and rolled over to 0 event.
```

#### 7.6 Function Documentation

## 7.6.1 void GPT\_Init ( GPT\_Type \* base, const gpt\_config\_t \* initConfig )

#### **Parameters**

base	GPT peripheral base address.
initConfig	GPT mode setting configuration.

## 7.6.2 void GPT Deinit ( GPT Type \* base )

#### **Parameters**

base	GPT peripheral base address.

## 7.6.3 void GPT\_GetDefaultConfig ( $gpt\_config\_t * config$ )

The default values are:

```
* config->clockSource = kGPT_ClockSource_Periph;
* config->divider = 1U;
* config->enableRunInStop = true;
* config->enableRunInWait = true;
* config->enableRunInDoze = false;
* config->enableRunInDbg = false;
* config->enableFreeRun = true;
* config->enableMode = true;
*
```

#### **Function Documentation**

#### **Parameters**

config	Pointer to the user configuration structure.
--------	--

## 7.6.4 static void GPT\_SoftwareReset ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

## 7.6.5 static void GPT\_SetClockSource ( GPT\_Type \* base, gpt\_clock\_source\_t source ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
source	Clock source (see <a href="mailto:gpt_clock_source_t">gpt_clock_source_t</a> typedef enumeration).

## 7.6.6 static gpt\_clock\_source\_t GPT\_GetClockSource ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

#### Returns

clock source (see <a href="mailto:gpt\_clock\_source\_t">gpt\_clock\_source\_t</a> typedef enumeration).

## 7.6.7 static void GPT\_SetClockDivider ( GPT\_Type \* base, uint32\_t divider ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
divider	Divider of GPT (1-4096).

## 7.6.8 static uint32\_t GPT\_GetClockDivider ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

_		
	base	GPT peripheral base address.

#### Returns

clock divider in GPT module (1-4096).

## 7.6.9 static void GPT\_SetOscClockDivider ( GPT\_Type \* base, uint32\_t divider ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
divider	OSC Divider(1-16).

## 7.6.10 static uint32\_t GPT\_GetOscClockDivider ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

#### Returns

OSC clock divider in GPT module (1-16).

## 7.6.11 static void GPT StartTimer ( GPT Type \* base ) [inline], [static]

MCUXpresso SDK API Reference Manual

#### **Function Documentation**

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

## 7.6.12 static void GPT\_StopTimer( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

## 7.6.13 static uint32\_t GPT\_GetCurrentTimerCount ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

#### Returns

Current GPT counter value.

# 7.6.14 static void GPT\_SetInputOperationMode ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel, gpt\_input\_operation\_mode\_t mode ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).
mode	GPT input capture operation mode (see gpt_input_operation_mode_t typedef enu-
	meration).

# 7.6.15 static gpt\_input\_operation\_mode\_t GPT\_GetInputOperationMode ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel ) [inline], [static]

## MCUXpresso SDK API Reference Manual

89

#### **Parameters**

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

#### Returns

GPT input capture operation mode (see <a href="mailto:gpt\_input\_operation\_mode\_t">gpt\_input\_operation\_mode\_t</a> typedef enumeration).

## 7.6.16 static uint32\_t GPT\_GetInputCaptureValue ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

#### Returns

GPT input capture value.

# 7.6.17 static void GPT\_SetOutputOperationMode ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel, gpt\_output\_operation\_mode\_t mode ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see <a href="mailto:gpt_output_compare_channel_t">gpt_output_compare_channel_t</a> typedef enumeration).
mode	GPT output operation mode (see gpt_output_operation_mode_t typedef enumeration).

# 7.6.18 static gpt\_output\_operation\_mode\_t GPT\_GetOutputOperationMode ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel ) [inline], [static]

#### **Function Documentation**

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

#### Returns

GPT output operation mode (see <a href="mailto:gpt\_output\_operation\_mode\_t">gpt\_output\_operation\_mode\_t</a> typedef enumeration).

# 7.6.19 static void GPT\_SetOutputCompareValue ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel, uint32\_t value ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumera-
	tion).
value	GPT output compare value.

## 7.6.20 static uint32\_t GPT\_GetOutputCompareValue ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumera-
	tion).

#### Returns

GPT output compare value.

## 7.6.21 static void GPT\_ForceOutput ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

## 7.6.22 static void GPT\_EnableInterrupts ( GPT\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
	The interrupts to enable. This is a logical OR of members of the enumeration gpt_interrupt_enable_t

## 7.6.23 static void GPT\_DisableInterrupts ( GPT\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address
mask	The interrupts to disable. This is a logical OR of members of the enumeration gpt_interrupt_enable_t

## 7.6.24 static uint32\_t GPT\_GetEnabledInterrupts ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address
------	-----------------------------

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration gpt\_interrupt\_enable\_t

MCUXpresso SDK API Reference Manual

## **Function Documentation**

7.6.25 static uint32\_t GPT\_GetStatusFlags ( GPT\_Type \* base, gpt\_status\_flag\_t flags ) [inline], [static]

93

### Parameters

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

#### Returns

GPT status, each bit represents one status flag.

## 7.6.26 static void GPT\_ClearStatusFlags ( GPT\_Type \* base, gpt\_status\_flag\_t flags ) [inline], [static]

### Parameters

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

**Function Documentation** 

## **Chapter 8**

**GPIO:** General-Purpose Input/Output Driver

## 8.1 Overview

## **Modules**

• GPIO Driver

#### **GPIO Driver**

### 8.2 GPIO Driver

### 8.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

## 8.2.2 Typical use case

### 8.2.2.1 Input Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpio

#### **Data Structures**

• struct gpio\_pin\_config\_t

GPIO Init structure definition. More...

#### **Enumerations**

```
    enum gpio_pin_direction_t {
        kGPIO_DigitalInput = 0U,
        kGPIO_DigitalOutput = 1U }
        GPIO direction definition.
    enum gpio_interrupt_mode_t {
        kGPIO_NoIntmode = 0U,
        kGPIO_IntLowLevel = 1U,
        kGPIO_IntHighLevel = 2U,
        kGPIO_IntRisingEdge = 3U,
        kGPIO_IntFallingEdge = 4U,
        kGPIO_IntRisingOrFallingEdge = 5U }
        GPIO interrupt mode definition.
```

#### **Driver version**

• #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1)) GPIO driver version 2.0.1.

## **GPIO Initialization and Configuration functions**

• void GPIO\_PinInit (GPIO\_Type \*base, uint32\_t pin, const gpio\_pin\_config\_t \*Config)

Initializes the GPIO peripheral according to the specified parameters in the initConfig.

#### **GPIO Reads and Write Functions**

• void GPIO\_PinWrite (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

*Sets the output level of the individual GPIO pin to logic 1 or 0.* 

• static void GPIO\_WritePinOutput (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

Sets the output level of the individual GPIO pin to logic 1 or 0.

• static void GPIO\_PortSet (GPIO\_Type \*base, uint32\_t mask)

*Sets the output level of the multiple GPIO pins to the logic 1.* 

• static void GPIO\_SetPinsOutput (GPIO\_Type \*base, uint32\_t mask)

*Sets the output level of the multiple GPIO pins to the logic 1.* 

• static void GPIO\_PortClear (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

• static void GPIO\_ClearPinsOutput (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

• static uint32\_t GPIO\_PinRead (GPIO\_Type \*base, uint32\_t pin)

Reads the current input value of the GPIO port.

• static uint32\_t GPIO\_ReadPinInput (GPIO\_Type \*base, uint32\_t pin)

Reads the current input value of the GPIO port.

#### **GPIO Reads Pad Status Functions**

• static uint8\_t GPIO\_PinReadPadStatus (GPIO\_Type \*base, uint32\_t pin)

Reads the current GPIO pin pad status.

• static uint8 t GPIO ReadPadStatus (GPIO Type \*base, uint32 t pin)

Reads the current GPIO pin pad status.

## Interrupts and flags management functions

• void GPIO\_PinSetInterruptConfig (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pin-InterruptMode)

Sets the current pin interrupt mode.

• static void GPIO\_SetPinInterruptConfig (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode)

Sets the current pin interrupt mode.

• static void GPIO\_PortEnableInterrupts (GPIO\_Type \*base, uint32\_t mask)

*Enables the specific pin interrupt.* 

• static void GPIO\_EnableInterrupts (GPIO\_Type \*base, uint32\_t mask)

*Enables the specific pin interrupt.* 

• static void GPIO PortDisableInterrupts (GPIO Type \*base, uint32 t mask)

Disables the specific pin interrupt.

• static void GPIO\_DisableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Disables the specific pin interrupt.

• static uint32 t GPIO PortGetInterruptFlags (GPIO Type \*base)

Reads individual pin interrupt status.

• static uint32\_t GPIO\_GetPinsInterruptFlags (GPIO\_Type \*base)

Reads individual pin interrupt status.

• static void GPIO PortClearInterruptFlags (GPIO Type \*base, uint32 t mask)

Clears pin interrupt flag.

#### MCUXpresso SDK API Reference Manual

#### **GPIO Driver**

• static void GPIO\_ClearPinsInterruptFlags (GPIO\_Type \*base, uint32\_t mask) Clears pin interrupt flag.

### 8.2.3 Data Structure Documentation

### 8.2.3.1 struct gpio\_pin\_config\_t

#### **Data Fields**

- gpio\_pin\_direction\_t direction
  - Specifies the pin direction.
- uint8\_t outputLogic

Set a default output logic, which has no use in input.

• gpio\_interrupt\_mode\_t interruptMode

*Specifies the pin interrupt mode, a value of gpio\_interrupt\_mode\_t.* 

#### 8.2.3.1.0.3 Field Documentation

- 8.2.3.1.0.3.1 gpio\_pin\_direction\_t gpio\_pin\_config\_t::direction
- 8.2.3.1.0.3.2 gpio\_interrupt\_mode\_t gpio\_pin\_config\_t::interruptMode

### 8.2.4 Macro Definition Documentation

- 8.2.4.1 #define FSL GPIO DRIVER VERSION (MAKE VERSION(2, 0, 1))
- 8.2.5 Enumeration Type Documentation

### 8.2.5.1 enum gpio\_pin\_direction\_t

#### Enumerator

*kGPIO\_DigitalInput* Set current pin as digital input. *kGPIO\_DigitalOutput* Set current pin as digital output.

#### 8.2.5.2 enum gpio interrupt mode t

#### Enumerator

kGPIO\_NoIntmode Set current pin general IO functionality.

**kGPIO\_IntLowLevel** Set current pin interrupt is low-level sensitive.

**kGPIO\_IntHighLevel** Set current pin interrupt is high-level sensitive.

*kGPIO\_IntRisingEdge* Set current pin interrupt is rising-edge sensitive.

kGPIO IntFallingEdge Set current pin interrupt is falling-edge sensitive.

**kGPIO\_IntRisingOrFallingEdge** Enable the edge select bit to override the ICR register's configuration.

## 8.2.6 Function Documentation

8.2.6.1 void GPIO\_PinInit ( GPIO\_Type \* base, uint32\_t pin, const gpio\_pin\_config\_t \* Config )

#### **GPIO Driver**

#### **Parameters**

base	GPIO base pointer.
pin	Specifies the pin number
initConfig	pointer to a gpio_pin_config_t structure that contains the configuration information.

## 8.2.6.2 void GPIO\_PinWrite ( GPIO\_Type \* base, uint32\_t pin, uint8\_t output )

#### **Parameters**

base	GPIO base pointer.
pin	GPIO port pin number.
output	<ul> <li>GPIOpin output logic level.</li> <li>0: corresponding pin output low-logic level.</li> <li>1: corresponding pin output high-logic level.</li> </ul>

- 8.2.6.3 static void GPIO\_WritePinOutput ( GPIO\_Type \* base, uint32\_t pin, uint8\_t output ) [inline], [static]
- 8.2.6.4 static void GPIO\_PortSet ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

- 8.2.6.5 static void GPIO\_SetPinsOutput ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]
- 8.2.6.6 static void GPIO\_PortClear ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

101

#### **Parameters**

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

## 8.2.6.7 static void GPIO\_ClearPinsOutput ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

## 8.2.6.8 static uint32\_t GPIO\_PinRead ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
pin	GPIO port pin number.

#### Return values

GPIO port input value.	
------------------------	--

# 8.2.6.9 static uint32\_t GPIO\_ReadPinInput ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

# 8.2.6.10 static uint8\_t GPIO\_PinReadPadStatus ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
pin	GPIO port pin number.

#### Return values

GPIO pin pad status value.
----------------------------

### **GPIO Driver**

- 8.2.6.11 static uint8\_t GPIO\_ReadPadStatus ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]
- 8.2.6.12 void GPIO\_PinSetInterruptConfig ( GPIO\_Type \* base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode )

#### **Parameters**

base	GPIO base pointer.
pin	GPIO port pin number.
pininterrupt- Mode	pointer to a gpio_interrupt_mode_t structure that contains the interrupt mode information.

## 8.2.6.13 static void GPIO\_SetPinInterruptConfig ( GPIO\_Type \* base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode ) [inline], [static]

## 8.2.6.14 static void GPIO\_PortEnableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 8.2.6.15 static void GPIO\_EnableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

## 8.2.6.16 static void GPIO\_PortDisableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

## **GPIO Driver**

- 8.2.6.17 static void GPIO\_DisableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]
- 8.2.6.18 static uint32\_t GPIO\_PortGetInterruptFlags ( GPIO\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
------	--------------------

#### Return values

current	pin interrupt status flag.

# 8.2.6.19 static uint32\_t GPIO\_GetPinsInterruptFlags ( GPIO\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
------	--------------------

#### Return values

current	nin interrupt status flag
Current	pin interrupt status nag.

# 8.2.6.20 static void GPIO\_PortClearInterruptFlags ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 8.2.6.21 static void GPIO\_ClearPinsInterruptFlags ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

## **GPIO Driver**

base	GPIO base pointer.
mask	GPIO pin number macro.

## **Chapter 9**

**I2C: Inter-Integrated Circuit Driver** 

## 9.1 Overview

## **Modules**

- I2C Driver
- I2C FreeRTOS Driver

### 9.2 I2C Driver

#### 9.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MC-UXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs target the low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires knowing the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs target the high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions I2C\_MasterTransfer-NonBlocking() set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

## 9.2.2 Typical use case

## 9.2.2.1 Master Operation in functional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

### 9.2.2.2 Master Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

#### 9.2.2.3 Slave Operation in functional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

#### 9.2.2.4 Slave Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

#### **Data Structures**

• struct i2c master config t

```
    12C master user configuration. More...
    struct i2c_master_transfer_t
    12C master transfer structure. More...
    struct i2c_master_handle_t
    12C master handle structure. More...
    struct i2c_slave_config_t
    12C slave user configuration. More...
    struct i2c_slave_transfer_t
    12C slave transfer structure. More...
    struct i2c_slave_handle_t
    12C slave handle structure. More...
```

#### **Macros**

#define I2C\_WAIT\_TIMEOUT 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

Timeout times for waiting flag.

## **Typedefs**

- typedef void(\* i2c\_master\_transfer\_callback\_t )(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, status\_t status, void \*userData)

  I2C master transfer callback typedef.
- typedef void(\* i2c\_slave\_transfer\_callback\_t )(I2C\_Type \*base, i2c\_slave\_transfer\_t \*xfer, void \*userData)

I2C slave transfer callback typedef.

#### **Enumerations**

```
• enum i2c status {
 kStatus_I2C_Busy = MAKE_STATUS(kStatusGroup_I2C, 0),
 kStatus I2C Idle = MAKE STATUS(kStatusGroup I2C, 1),
 kStatus_I2C_Nak = MAKE_STATUS(kStatusGroup_I2C, 2),
 kStatus I2C ArbitrationLost = MAKE STATUS(kStatusGroup I2C, 3),
 kStatus I2C Timeout = MAKE STATUS(kStatusGroup I2C, 4),
 kStatus_I2C_Addr_Nak = MAKE_STATUS(kStatusGroup_I2C, 5) }
    I2C status return codes.
enum _i2c_flags {
 kI2C_ReceiveNakFlag = I2C_I2SR_RXAK_MASK,
 kI2C_IntPendingFlag = I2C_I2SR_IIF_MASK,
 kI2C_TransferDirectionFlag = I2C_I2SR_SRW_MASK,
 kI2C_ArbitrationLostFlag = I2C_I2SR_IAL_MASK,
 kI2C_BusBusyFlag = I2C_I2SR_IBB_MASK,
 kI2C_AddressMatchFlag = I2C_I2SR_IAAS_MASK,
 kI2C_TransferCompleteFlag = I2C_I2SR_ICF_MASK }
```

MCUXpresso SDK API Reference Manual

```
I2C peripheral flags.
• enum i2c interrupt enable { kI2C GlobalInterruptEnable = I2C I2CR IIEN MASK }
    I2C feature interrupt source.
enum i2c_direction_t {
  kI2C Write = 0x0U,
 kI2C Read = 0x1U }
     The direction of master and slave transfers.
enum _i2c_master_transfer_flags {
  kI2C_TransferDefaultFlag = 0x0U,
  kI2C TransferNoStartFlag = 0x1U,
 kI2C_TransferRepeatedStartFlag = 0x2U,
 kI2C TransferNoStopFlag = 0x4U }
    I2C transfer control flag.
enum i2c_slave_transfer_event_t {
  kI2C SlaveAddressMatchEvent = 0x01U,
 kI2C_SlaveTransmitEvent = 0x02U,
 kI2C_SlaveReceiveEvent = 0x04U,
 kI2C_SlaveTransmitAckEvent = 0x08U,
 kI2C_SlaveCompletionEvent = 0x20U,
 kI2C SlaveAllEvents }
    Set of events sent to the callback for nonblocking slave transfers.
```

#### **Driver version**

• #define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3)) *I2C driver version 2.0.3.* 

#### Initialization and deinitialization

```
    void I2C_MasterInit (I2C_Type *base, const i2c_master_config_t *masterConfig, uint32_t src-Clock_Hz)
    Initializes the I2C peripheral.
```

• void I2C\_MasterDeinit (I2C\_Type \*base)

De-initializes the I2C master peripheral.

void I2C\_MasterGetDefaultConfig (i2c\_master\_config\_t \*masterConfig)

Sets the I2C master configuration structure to default values.

• void I2C\_SlaveInit (I2C\_Type \*base, const i2c\_slave\_config\_t \*slaveConfig)

Initializes the I2C peripheral.

• void I2C\_SlaveDeinit (I2C\_Type \*base)

De-initializes the I2C slave peripheral.

void I2C SlaveGetDefaultConfig (i2c slave config t \*slaveConfig)

Sets the I2C slave configuration structure to default values.

• static void I2C\_Enable (I2C\_Type \*base, bool enable)

Enables or disabless the I2C peripheral operation.

#### **Status**

• static uint32\_t I2C\_MasterGetStatusFlags (I2C\_Type \*base)

Gets the I2C status flags.

- static void I2C\_MasterClearStatusFlags (I2C\_Type \*base, uint32\_t statusMask) Clears the I2C status flag state.
- static uint32\_t I2C\_SlaveGetStatusFlags (I2C\_Type \*base)
- Gets the I2C status flags.
   static void I2C\_SlaveClearStatusFlags (I2C\_Type \*base, uint32\_t statusMask)

  Clears the I2C status flag state.

## Interrupts

• void I2C\_EnableInterrupts (I2C\_Type \*base, uint32\_t mask)

Enables I2C interrupt requests.

• void I2C\_DisableInterrupts (I2C\_Type \*base, uint32\_t mask)

Disables I2C interrupt requests.

## **Bus Operations**

- void I2C\_MasterSetBaudRate (I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the I2C master transfer baud rate.
- status\_t I2C\_MasterStart (I2C\_Type \*base, uint8\_t address, i2c\_direction\_t direction) Sends a START on the I2C bus.
- status\_t I2C\_MasterStop (I2C\_Type \*base)

Sends a STOP signal on the I2C bus.

- status\_t I2C\_MasterRepeatedStart (I2C\_Type \*base, uint8\_t address, i2c\_direction\_t direction)

  Sends a REPEATED START on the I2C bus.
- status\_t I2C\_MasterWriteBlocking (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize, uint32\_t flags)

Performs a polling send transaction on the I2C bus.

- status\_t I2C\_MasterReadBlocking (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize, uint32\_t flags)

  Performs a polling receive transaction on the I2C bus.
- status\_t I2C\_SlaveWriteBlocking (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize)

  Performs a polling send transaction on the I2C bus.
- status\_t I2C\_SlaveReadBlocking (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize)

  Performs a polling receive transaction on the I2C bus.
- status\_t I2C\_MasterTransferBlocking (I2C\_Type \*base, i2c\_master\_transfer\_t \*xfer)

  Performs a master polling transfer on the I2C bus.

### **Transactional**

- void I2C\_MasterTransferCreateHandle (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, i2c\_master\_transfer\_callback\_t callback, void \*userData)
  - *Initializes the I2C handle which is used in transactional functions.*
- status\_t I2C\_MasterTransferNonBlocking (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, i2c\_master\_transfer\_t \*xfer)

#### MCUXpresso SDK API Reference Manual

Performs a master interrupt non-blocking transfer on the I2C bus.

• status\_t I2C\_MasterTransferGetCount (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, size\_t \*count)

*Gets the master transfer status during a interrupt non-blocking transfer.* 

• status\_t I2C\_MasterTransferAbort (I2C\_Type \*base, i2c\_master\_handle\_t \*handle)

Aborts an interrupt non-blocking transfer early.

• void I2C\_MasterTransferHandleIRQ (I2C\_Type \*base, void \*i2cHandle)

Master interrupt handler.

• void I2C\_SlaveTransferCreateHandle (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, i2c\_slave\_transfer\_callback\_t callback, void \*userData)

*Initializes the I2C handle which is used in transactional functions.* 

• status\_t I2C\_SlaveTransferNonBlocking (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, uint32\_t eventMask)

Starts accepting slave transfers.

- void I2C\_SlaveTransferAbort (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)

  Aborts the slave transfer.
- status\_t I2C\_SlaveTransferGetCount (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, size\_t \*count)

  Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.
- void I2C\_SlaveTransferHandleIRQ (I2C\_Type \*base, void \*i2cHandle)

  Slave interrupt handler.

#### 9.2.3 Data Structure Documentation

#### 9.2.3.1 struct i2c master config t

#### **Data Fields**

- bool enableMaster
  - *Enables the I2C peripheral at initialization time.*
- uint32 t baudRate Bps

Baud rate configuration of I2C peripheral.

#### 9.2.3.1.0.4 Field Documentation

- 9.2.3.1.0.4.1 bool i2c master config t::enableMaster
- 9.2.3.1.0.4.2 uint32\_t i2c\_master\_config\_t::baudRate\_Bps

#### 9.2.3.2 struct i2c master transfer t

#### **Data Fields**

- uint32 t flags
  - A transfer flag which controls the transfer.
- uint8 t slaveAddress
  - 7-bit slave address.
- i2c\_direction\_t direction
  - A transfer direction, read or write.
- uint32\_t subaddress

A sub address.

• uint8 t subaddressSize

A size of the command buffer.

• uint8\_t \*volatile data

A transfer buffer.

• volatile size t dataSize

A transfer size.

#### 9.2.3.2.0.5 Field Documentation

9.2.3.2.0.5.1 uint32\_t i2c\_master\_transfer\_t::flags

9.2.3.2.0.5.2 uint8\_t i2c\_master\_transfer\_t::slaveAddress

9.2.3.2.0.5.3 i2c\_direction\_t i2c\_master\_transfer\_t::direction

9.2.3.2.0.5.4 uint32\_t i2c\_master\_transfer\_t::subaddress

Transferred MSB first.

9.2.3.2.0.5.5 uint8\_t i2c\_master\_transfer\_t::subaddressSize

9.2.3.2.0.5.6 uint8\_t\* volatile i2c\_master\_transfer\_t::data

9.2.3.2.0.5.7 volatile size t i2c master transfer t::dataSize

9.2.3.3 struct i2c master handle

I2C master handle typedef.

#### **Data Fields**

• i2c\_master\_transfer\_t transfer

I2C master transfer copy.

• size t transferSize

Total bytes to be transferred.

• uint8\_t state

A transfer state maintained during transfer.

• i2c\_master\_transfer\_callback\_t completionCallback

A callback function called when the transfer is finished.

void \* userData

A callback parameter passed to the callback function.

#### 9.2.3.3.0.6 Field Documentation

9.2.3.3.0.6.1 i2c\_master\_transfer\_t i2c\_master\_handle\_t::transfer

9.2.3.3.0.6.2 size\_t i2c\_master\_handle\_t::transferSize

9.2.3.3.0.6.3 uint8\_t i2c\_master\_handle\_t::state

9.2.3.3.0.6.4 i2c\_master\_transfer\_callback\_t i2c\_master\_handle\_t::completionCallback

9.2.3.3.0.6.5 void\* i2c\_master\_handle\_t::userData

9.2.3.4 struct i2c\_slave\_config\_t

#### **Data Fields**

bool enableSlave

Enables the I2C peripheral at initialization time.

• uint16 t slaveAddress

A slave address configuration.

#### 9.2.3.4.0.7 Field Documentation

9.2.3.4.0.7.1 bool i2c\_slave\_config\_t::enableSlave

9.2.3.4.0.7.2 uint16\_t i2c\_slave\_config\_t::slaveAddress

9.2.3.5 struct i2c slave transfer t

#### **Data Fields**

• i2c slave transfer event t event

A reason that the callback is invoked.

• uint8 t \*volatile data

A transfer buffer.

• volatile size\_t dataSize

A transfer size.

• status\_t completionStatus

Success or error code describing how the transfer completed.

• size t transferredCount

A number of bytes actually transferred since the start or since the last repeated start.

#### 9.2.3.5.0.8 Field Documentation

9.2.3.5.0.8.1 i2c\_slave\_transfer\_event\_t i2c\_slave\_transfer\_t::event

9.2.3.5.0.8.2 uint8 t\* volatile i2c slave transfer t::data

9.2.3.5.0.8.3 volatile size\_t i2c\_slave\_transfer\_t::dataSize

9.2.3.5.0.8.4 status\_t i2c\_slave\_transfer\_t::completionStatus

Only applies for kI2C\_SlaveCompletionEvent.

9.2.3.5.0.8.5 size ti2c slave transfer t::transferredCount

9.2.3.6 struct \_i2c\_slave\_handle

I2C slave handle typedef.

#### **Data Fields**

• volatile uint8\_t state

A transfer state maintained during transfer.

• i2c\_slave\_transfer\_t transfer

*I2C* slave transfer copy.

• uint32\_t eventMask

A mask of enabled events.

• i2c\_slave\_transfer\_callback\_t callback

A callback function called at the transfer event.

void \* userData

A callback parameter passed to the callback.

#### 9.2.3.6.0.9 Field Documentation

- 9.2.3.6.0.9.1 volatile uint8\_t i2c\_slave\_handle\_t::state
- 9.2.3.6.0.9.2 i2c\_slave\_transfer\_t i2c slave handle t::transfer
- 9.2.3.6.0.9.3 uint32\_t i2c\_slave\_handle\_t::eventMask
- 9.2.3.6.0.9.4 i2c\_slave\_transfer\_callback\_t i2c\_slave\_handle\_t::callback
- 9.2.3.6.0.9.5 void\* i2c slave handle t::userData

#### 9.2.4 Macro Definition Documentation

- 9.2.4.1 #define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))
- 9.2.4.2 #define I2C\_WAIT\_TIMEOUT 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

### 9.2.5 Typedef Documentation

- 9.2.5.1 typedef void(\* i2c\_master\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, status\_t status, void \*userData)
- 9.2.5.2 typedef void(\* i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_slave\_transfer\_t \*xfer, void \*userData)

### 9.2.6 Enumeration Type Documentation

#### **9.2.6.1** enum i2c status

#### Enumerator

kStatus\_12C\_Busy I2C is busy with current transfer.

**kStatus\_I2C\_Idle** Bus is Idle.

kStatus\_I2C\_Nak NAK received during transfer.

kStatus 12C ArbitrationLost Arbitration lost during transfer.

kStatus\_12C\_Timeout Timeout poling status flags.

kStatus\_12C\_Addr\_Nak NAK received during the address probe.

### 9.2.6.2 enum <u>i2c\_flags</u>

The following status register flags can be cleared:

• kI2C\_ArbitrationLostFlag

117

### • kI2C\_IntPendingFlag

#### Note

These enumerations are meant to be OR'd together to form a bit mask.

#### Enumerator

kI2C\_ReceiveNakFlag I2C receive NAK flag.

kI2C\_IntPendingFlag I2C interrupt pending flag.

kI2C\_TransferDirectionFlag I2C transfer direction flag.

kI2C\_ArbitrationLostFlag I2C arbitration lost flag.

kI2C\_BusBusyFlag I2C bus busy flag.

kI2C\_AddressMatchFlag I2C address match flag.

kI2C\_TransferCompleteFlag I2C transfer complete flag.

### 9.2.6.3 enum \_i2c\_interrupt\_enable

#### Enumerator

kI2C\_GlobalInterruptEnable I2C global interrupt.

### 9.2.6.4 enum i2c\_direction\_t

#### Enumerator

kI2C Write Master transmits to the slave.

**kI2C** Read Master receives from the slave.

## 9.2.6.5 enum \_i2c\_master\_transfer\_flags

#### Enumerator

kI2C\_TransferDefaultFlag A transfer starts with a start signal, stops with a stop signal.

**kI2C\_TransferNoStartFlag** A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.

kI2C\_TransferRepeatedStartFlag A transfer starts with a repeated start signal.

kI2C\_TransferNoStopFlag A transfer ends without a stop signal.

NXP Semiconductors

### 9.2.6.6 enum i2c\_slave\_transfer\_event\_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C\_SlaveTransferNonBlocking() to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

#### Note

These enumerations are meant to be OR'd together to form a bit mask of events.

#### Enumerator

kI2C SlaveAddressMatchEvent Received the slave address after a start or repeated start.

**kI2C\_SlaveTransmitEvent** A callback is requested to provide data to transmit (slave-transmitter role).

**kI2C\_SlaveReceiveEvent** A callback is requested to provide a buffer in which to place received data (slave-receiver role).

kI2C SlaveTransmitAckEvent A callback needs to either transmit an ACK or NACK.

**kI2C** SlaveCompletionEvent A stop was detected or finished transfer, completing the transfer.

*kI2C\_SlaveAllEvents* A bit mask of all available events.

#### 9.2.7 Function Documentation

## 9.2.7.1 void I2C\_MasterInit ( I2C\_Type \* base, const i2c\_master\_config\_t \* masterConfig, uint32 t srcClock\_Hz )

Call this API to ungate the I2C clock and configure the I2C with master configuration.

#### Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the I2C\_MasterGetDefaultConfig(). After calling this API, the master is ready to transfer. This is an example.

```
* i2c_master_config_t config = {
* .enableMaster = true,
* .baudRate_Bps = 100000
* };
* I2C_MasterInit(I2C0, &config, 12000000U);
*
```

#### **Parameters**

base	I2C base pointer
masterConfig	A pointer to the master configuration structure
srcClock_Hz	I2C peripheral clock frequency in Hz

## 9.2.7.2 void I2C\_MasterDeinit ( I2C\_Type \* base )

Call this API to gate the I2C clock. The I2C master module can't work unless the I2C MasterInit is called.

#### **Parameters**

base	I2C base pointer
------	------------------

## 9.2.7.3 void I2C\_MasterGetDefaultConfig ( i2c\_master\_config\_t \* masterConfig )

The purpose of this API is to get the configuration structure initialized for use in the I2C\_MasterInit(). Use the initialized structure unchanged in the I2C\_MasterInit() or modify the structure before calling the I2C\_MasterInit(). This is an example.

```
* i2c_master_config_t config;
* I2C_MasterGetDefaultConfig(&config);
```

#### **Parameters**

<b>a</b> a	
masterConfig	A pointer to the master configuration structure.
meister congre	Tipomici to the muster comiguration structure.

## 9.2.7.4 void I2C\_SlaveInit ( I2C\_Type \* base, const i2c\_slave\_config\_t \* slaveConfig )

Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by I2C\_SlaveGetDefaultConfig() or it can be custom filled by the user. This is an example.

```
* i2c_slave_config_t config = {
* .enableSlave = true,
* .slaveAddress = 0x1DU,
* };
* I2C_SlaveInit(I2C0, &config);
```

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	I2C base pointer
slaveConfig	A pointer to the slave configuration structure
srcClock_Hz	I2C peripheral clock frequency in Hz

## 9.2.7.5 void I2C\_SlaveDeinit ( I2C\_Type \* base )

Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C\_SlaveInit is called to enable the clock.

#### **Parameters**

base	I2C base pointer
------	------------------

## 9.2.7.6 void I2C\_SlaveGetDefaultConfig ( i2c\_slave\_config\_t \* slaveConfig )

The purpose of this API is to get the configuration structure initialized for use in the I2C\_SlaveInit(). Modify fields of the structure before calling the I2C\_SlaveInit(). This is an example.

```
* i2c_slave_config_t config;
* I2C_SlaveGetDefaultConfig(&config);
*
```

#### **Parameters**

slaveConfig	A pointer to the slave configuration structure.
-------------	---

### 9.2.7.7 static void I2C\_Enable ( I2C\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	I2C base pointer
enable	Pass true to enable and false to disable the module.

## 9.2.7.8 static uint32\_t I2C\_MasterGetStatusFlags ( I2C\_Type \* base ) [inline], [static]

## MCUXpresso SDK API Reference Manual

#### **Parameters**

#### Returns

status flag, use status flag to AND \_i2c\_flags to get the related status.

## 9.2.7.9 static void I2C\_MasterClearStatusFlags ( I2C\_Type \* base, uint32\_t statusMask ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag.

#### **Parameters**

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values:  • kI2C_ArbitrationLostFlag  • kI2C_IntPendingFlagFlag

## 9.2.7.10 static uint32\_t I2C\_SlaveGetStatusFlags ( I2C\_Type \* base ) [inline], [static]

#### **Parameters**

base	I2C base pointer

#### Returns

status flag, use status flag to AND \_i2c\_flags to get the related status.

## 9.2.7.11 static void I2C\_SlaveClearStatusFlags ( I2C\_Type \* base, uint32\_t statusMask ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag

### Parameters

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values:  • kI2C_IntPendingFlagFlag

## 9.2.7.12 void I2C\_EnableInterrupts ( I2C\_Type \* base, uint32\_t mask )

### Parameters

base	I2C base pointer
mask	<ul> <li>interrupt source The parameter can be combination of the following source if defined:</li> <li>kI2C_GlobalInterruptEnable</li> <li>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>kI2C_SdaTimeoutInterruptEnable</li> </ul>

## 9.2.7.13 void I2C\_DisableInterrupts ( I2C\_Type \* base, uint32\_t mask )

#### Parameters

base	I2C base pointer
mask	<ul> <li>interrupt source The parameter can be combination of the following source if defined:</li> <li>kI2C_GlobalInterruptEnable</li> <li>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>kI2C_SdaTimeoutInterruptEnable</li> </ul>

# 9.2.7.14 void I2C\_MasterSetBaudRate ( I2C\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

Parameters
------------

123

base	I2C base pointer
baudRate_Bps	the baud rate value in bps
srcClock_Hz	Source clock

## 9.2.7.15 status\_t I2C\_MasterStart ( I2C\_Type \* base, uint8\_t address, i2c\_direction\_t direction )

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

#### **Parameters**

base	I2C peripheral base pointer
address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

#### Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy.

## 9.2.7.16 status\_t I2C\_MasterStop ( I2C\_Type \* base )

#### Return values

kStatus_Success	Successfully send the stop signal.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

# 9.2.7.17 status\_t I2C\_MasterRepeatedStart ( I2C\_Type \* base, uint8\_t address, i2c\_direction\_t direction )

#### **Parameters**

base	I2C peripheral base pointer
------	-----------------------------

MCUXpresso SDK API Reference Manual

address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

#### Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy but not occupied by current I2C master.

# 9.2.7.18 status\_t I2C\_MasterWriteBlocking ( I2C\_Type \* base, const uint8\_t \* txBuff, size\_t txSize, uint32\_t flags )

#### **Parameters**

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

#### Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

# 9.2.7.19 status\_t I2C\_MasterReadBlocking ( I2C\_Type \* base, uint8\_t \* rxBuff, size\_t rxSize, uint32\_t flags )

#### Note

The I2C\_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

MCUXpresso SDK API Reference Manual

## Parameters

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

#### Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

# 9.2.7.20 status\_t I2C\_SlaveWriteBlocking ( I2C\_Type \* base, const uint8\_t \* txBuff, size\_t txSize )

#### Parameters

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.

### Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

# 9.2.7.21 status\_t I2C\_SlaveReadBlocking ( I2C\_Type \* base, uint8\_t \* rxBuff, size\_t rxSize )

MCUXpresso SDK API Reference Manual

base	e I2C peripheral base pointer.	
rxBuff	The pointer to the data to store the received data.	
rxSize	The length in bytes of the data to be received.	

## 9.2.7.22 status\_t I2C\_MasterTransferBlocking ( I2C\_Type \* base, i2c\_master\_transfer\_t \* xfer )

#### Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

#### Parameters

base	I2C peripheral base address.
xfer	Pointer to the transfer structure.

#### Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

# 9.2.7.23 void I2C\_MasterTransferCreateHandle ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, i2c\_master\_transfer\_callback\_t callback, void \* userData )

#### Parameters

base	I2C base pointer.	
handle	pointer to i2c_master_handle_t structure to store the transfer state.	
callback	pointer to user callback function.	

userData	user parameter passed to the callback function.
----------	---

## 9.2.7.24 status\_t I2C\_MasterTransferNonBlocking ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, i2c\_master\_transfer\_t \* xfer )

#### Note

Calling the API returns immediately after transfer initiates. The user needs to call I2C\_MasterGet-TransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus\_I2C\_Busy, the transfer is finished.

#### **Parameters**

base	I2C base pointer.	
handle	pointer to i2c_master_handle_t structure which stores the transfer state.	
xfer	pointer to i2c_master_transfer_t structure.	

### Return values

kStatus_Success	Successfully start the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.

# 9.2.7.25 status\_t l2C\_MasterTransferGetCount ( l2C\_Type \* base, i2c\_master\_handle\_t \* handle, size\_t \* count )

#### Parameters

base	I2C base pointer.	
handle	pointer to i2c_master_handle_t structure which stores the transfer state.	
count	Number of bytes transferred so far by the non-blocking transaction.	

## Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

## 9.2.7.26 status\_t I2C\_MasterTransferAbort ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle )

#### Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

#### Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state

#### Return values

kStatus_I2C_Timeout	Timeout during polling flag.
kStatus_Success	Successfully abort the transfer.

## 9.2.7.27 void I2C\_MasterTransferHandleIRQ ( I2C\_Type \* base, void \* i2cHandle )

#### **Parameters**

base	I2C base pointer.
i2cHandle	pointer to i2c_master_handle_t structure.

# 9.2.7.28 void I2C\_SlaveTransferCreateHandle ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, i2c\_slave\_transfer\_callback\_t callback, void \* userData )

### **Parameters**

base	I2C base pointer.

## MCUXpresso SDK API Reference Manual

129

handle	pointer to i2c_slave_handle_t structure to store the transfer state.
callback	pointer to user callback function.
userData	user parameter passed to the callback function.

# 9.2.7.29 status\_t I2C\_SlaveTransferNonBlocking ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, uint32\_t eventMask )

Call this API after calling the I2C\_SlaveInit() and I2C\_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes events to the callback that was passed into the call to I2C\_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c\_slave\_transfer\_event\_t enumerators for the events you wish to receive. The k-I2C\_SlaveTransmitEvent and #kLPI2C\_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C\_SlaveAllEvents constant is provided as a convenient way to enable all events.

#### **Parameters**

base	The I2C peripheral base address.
handle	Pointer to #i2c_slave_handle_t structure which stores the transfer state.
eventMask	Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

#### Return values

#kStatus_Success	Slave transfers were successfully started.
kStatus_I2C_Busy	Slave transfers have already been started on this handle.

#### 9.2.7.30 void I2C\_SlaveTransferAbort ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle )

Note

This API can be called at any time to stop slave for handling the bus events.

#### **I2C Driver**

#### Parameters

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure which stores the transfer state.

# 9.2.7.31 status\_t I2C\_SlaveTransferGetCount ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, size\_t \* count )

#### Parameters

base	I2C base pointer.	
handle	pointer to i2c_slave_handle_t structure.	
count	Number of bytes transferred so far by the non-blocking transaction.	

#### Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

#### 9.2.7.32 void I2C\_SlaveTransferHandleIRQ ( I2C\_Type \* base, void \* i2cHandle )

#### Parameters

	base	I2C base pointer.
i2	2cHandle	pointer to i2c_slave_handle_t structure which stores the transfer state

#### 9.3 I2C FreeRTOS Driver

#### 9.3.1 Overview

#### **I2C RTOS Operation**

- status\_t I2C\_RTOS\_Init (i2c\_rtos\_handle\_t \*handle, I2C\_Type \*base, const i2c\_master\_config\_t \*masterConfig, uint32\_t srcClock\_Hz)
  - Initializes I2C.
- status\_t I2C\_RTOS\_Deinit (i2c\_rtos\_handle\_t \*handle)

Deinitializes the I2C.

• status\_t I2C\_RTOS\_Transfer (i2c\_rtos\_handle\_t \*handle, i2c\_master\_transfer\_t \*transfer) Performs the I2C transfer.

#### 9.3.2 Function Documentation

# 9.3.2.1 status\_t I2C\_RTOS\_Init ( i2c\_rtos\_handle\_t \* handle, I2C\_Type \* base, const i2c\_master\_config\_t \* masterConfig, uint32 t srcClock\_Hz )

This function initializes the I2C module and the related RTOS context.

#### **Parameters**

handle	handle The RTOS I2C handle, the pointer to an allocated space for RTOS context.	
base	The pointer base address of the I2C instance to initialize.	
masterConfig	The configuration structure to set-up I2C in master mode.	
srcClock_Hz The frequency of an input clock of the I2C module.		

#### Returns

status of the operation.

#### 9.3.2.2 status\_t I2C\_RTOS\_Deinit ( i2c\_rtos\_handle\_t \* handle )

This function deinitializes the I2C module and the related RTOS context.

Parameters

MCUXpresso SDK API Reference Manual

#### **I2C FreeRTOS Driver**

handle	The RTOS I2C handle.
--------	----------------------

# 9.3.2.3 status\_t I2C\_RTOS\_Transfer ( i2c\_rtos\_handle\_t \* handle, i2c\_master\_transfer\_t \* transfer )

This function performs the I2C transfer according to the data given in the transfer structure.

#### **Parameters**

handle	The RTOS I2C handle.
transfer	A structure specifying the transfer parameters.

#### Returns

status of the operation.

**Chapter 10 PWM: Pulse Width Modulation Driver** 

#### Overview 10.1

#### **Modules**

• PWM Driver

#### 10.2 PWM Driver

#### 10.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Pulse Width Modulation (PWM) module of MCUXpresso SDK devices.

The function PWM\_Init() initializes the PWM with a specified configurations. The function PWM\_Get-DefaultConfig() gets the default configurations. The initialization function configures the PWM for the requested register update mode for registers with buffers.

The function PWM\_Deinit() disables the PWM counter and turns off the module clock.

#### 10.2.2 Typical use case

#### 10.2.2.1 **PWM** output

Output PWM signal on PWM3 module with different dutycycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pwm

#### **Enumerations**

```
enum pwm_clock_source_t {
 kPWM PeripheralClock = 1U,
 kPWM_HighFrequencyClock,
 kPWM_LowFrequencyClock }
    PWM clock source select.
enum pwm_fifo_water_mark_t {
 kPWM_FIFOWaterMark_1 = 0U,
 kPWM FIFOWaterMark 2,
 kPWM FIFOWaterMark 3,
 kPWM FIFOWaterMark 4 }
    PWM FIFO water mark select.
• enum pwm_byte_data_swap_t {
 kPWM_ByteNoSwap = 0U,
 kPWM_ByteSwap }
    PWM byte data swap select.
enum pwm_half_word_data_swap_t {
 kPWM_HalfWordNoSwap = 0U,
 kPWM HalfWordSwap }
    PWM half-word data swap select.
enum pwm_output_configuration_t {
 kPWM_SetAtRolloverAndClearAtcomparison = 0U,
 kPWM_ClearAtRolloverAndSetAtcomparison,
 kPWM NoConfigure }
```

```
PWM Output Configuration.
enum pwm_sample_repeat_t {
 kPWM_EachSampleOnce = 0u,
 kPWM_EachSampletwice,
 kPWM EachSampleFourTimes,
 kPWM EachSampleEightTimes }
    PWM FIFO sample repeat It determines the number of times each sample from the FIFO is to be used.
enum pwm_interrupt_enable_t {
 kPWM FIFOEmptyInterruptEnable = (1U \ll 0),
 kPWM RolloverInterruptEnable = (1U \ll 1),
 kPWM CompareInterruptEnable = (1U << 2)
    List of PWM interrupt options.
enum pwm_status_flags_t {
 kPWM FIFOEmptyFlag = (1U \ll 3),
 kPWM_RolloverFlag = (1U << 4),
 kPWM_CompareFlag = (1U << 5),
 kPWM FIFOWriteErrorFlag = (1U << 6) }
    List of PWM status flags.
enum pwm_fifo_available_t {
 kPWM_NoDataInFIFOFlag = 0U,
 kPWM_OneWordInFIFOFlag,
 kPWM TwoWordsInFIFOFlag,
 kPWM ThreeWordsInFIFOFlag,
 kPWM_FourWordsInFIFOFlag }
    List of PWM FIFO available.
```

#### **Functions**

```
• static void PWM_SoftwareReset (PWM_Type *base)
```

Sofrware reset.

• static void PWM\_SetPeriodValue (PWM\_Type \*base, uint32\_t value) Sets the PWM period value.

• static uint32\_t PWM\_GetPeriodValue (PWM\_Type \*base)

Gets the PWM period value.

• static uint32\_t PWM\_GetCounterValue (PWM\_Type \*base)

Gets the PWM counter value.

#### **Driver version**

• #define FSL\_PWM\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) Version 2.0.0.

#### Initialization and deinitialization

• status\_t PWM\_Init (PWM\_Type \*base, const pwm\_config\_t \*config)

#### MCUXpresso SDK API Reference Manual

*Ungates the PWM clock and configures the peripheral for basic operation.* 

• void PWM\_Deinit (PWM\_Type \*base)

Gate the PWM submodule clock.

void PWM\_GetDefaultConfig (pwm\_config\_t \*config)

Fill in the PWM config struct with the default settings.

#### PWM start and stop.

• static void PWM\_StartTimer (PWM\_Type \*base)

Starts the PWM counter when the PWM is enabled.

• static void PWM\_StopTimer (PWM\_Type \*base)

Stops the PWM counter when the pwm is disabled.

#### **Interrupt Interface**

- static void PWM\_EnableInterrupts (PWM\_Type \*base, uint32\_t mask) Enables the selected PWM interrupts.
- static void PWM\_DisableInterrupts (PWM\_Type \*base, uint32\_t mask)

  Disables the selected PWM interrupts.
- static uint32\_t PWM\_GetEnabledInterrupts (PWM\_Type \*base)

  Gets the enabled PWM interrupts.

#### **Status Interface**

- static uint32\_t PWM\_GetStatusFlags (PWM\_Type \*base)

  Gets the PWM status flags.
- static void PWM\_clearStatusFlags (PWM\_Type \*base, uint32\_t mask) Clears the PWM status flags.
- static uint32\_t PWM\_GetFIFOAvailable (PWM\_Type \*base) Gets the PWM FIFO available.

#### Sample Interface

- static void PWM\_SetSampleValue (PWM\_Type \*base, uint32\_t value) Sets the PWM sample value.
- static uint32\_t PWM\_GetSampleValue (PWM\_Type \*base) Gets the PWM sample value.

137

#### 10.2.3 Enumeration Type Documentation

#### 10.2.3.1 enum pwm\_clock\_source\_t

#### Enumerator

kPWM\_PeripheralClock The Peripheral clock is used as the clock.kPWM\_HighFrequencyClock High-frequency reference clock is used as the clock.kPWM\_LowFrequencyClock Low-frequency reference clock(32KHz) is used as the clock.

#### 10.2.3.2 enum pwm\_fifo\_water\_mark\_t

Sets the data level at which the FIFO empty flag will be set

#### Enumerator

**kPWM\_FIFOWaterMark\_1** FIFO empty flag is set when there are more than or equal to 1 empty slots.

**kPWM\_FIFOWaterMark\_2** FIFO empty flag is set when there are more than or equal to 2 empty slots.

**kPWM\_FIFOWaterMark\_3** FIFO empty flag is set when there are more than or equal to 3 empty slots.

**kPWM\_FIFOWaterMark\_4** FIFO empty flag is set when there are more than or equal to 4 empty slots.

#### 10.2.3.3 enum pwm\_byte\_data\_swap\_t

It determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register.

#### Enumerator

kPWM\_ByteNoSwap byte ordering remains the samekPWM\_ByteSwap byte ordering is reversed

#### 10.2.3.4 enum pwm\_half\_word\_data\_swap\_t

#### Enumerator

**kPWM\_HalfWordNoSwap** Half word swapping does not take place. **kPWM\_HalfWordSwap** Half word from write data bus are swapped.

NXP Semiconductors

#### MCUXpresso SDK API Reference Manual

#### 10.2.3.5 enum pwm\_output\_configuration\_t

#### Enumerator

**kPWM\_SetAtRolloverAndClearAtcomparison** Output pin is set at rollover and cleared at comparison.

**kPWM\_ClearAtRolloverAndSetAtcomparison** Output pin is cleared at rollover and set at comparison.

**kPWM\_NoConfigure** PWM output is disconnected.

#### 10.2.3.6 enum pwm\_sample\_repeat\_t

#### Enumerator

**kPWM\_EachSampleOnce** Use each sample once.

**kPWM\_EachSampletwice** Use each sample twice.

*kPWM\_EachSampleFourTimes* Use each sample four times.

**kPWM\_EachSampleEightTimes** Use each sample eight times.

#### 10.2.3.7 enum pwm\_interrupt\_enable\_t

#### Enumerator

kPWM\_FIFOEmptyInterruptEnable This bit controls the generation of the FIFO Empty interrupt.

*kPWM\_RolloverInterruptEnable* This bit controls the generation of the Rollover interrupt. *kPWM\_CompareInterruptEnable* This bit controls the generation of the Compare interrupt.

#### 10.2.3.8 enum pwm status flags t

#### Enumerator

**kPWM\_FIFOEmptyFlag** This bit indicates the FIFO data level in comparison to the water level set by FWM field in the control register.

kPWM\_RolloverFlag This bit shows that a roll-over event has occurred.

**kPWM\_CompareFlag** This bit shows that a compare event has occurred.

**kPWM\_FIFOWriteErrorFlag** This bit shows that an attempt has been made to write FIFO when it is full.

#### 10.2.3.9 enum pwm\_fifo\_available\_t

#### Enumerator

**kPWM\_NoDataInFIFOFlag** No data available.

#### MCUXpresso SDK API Reference Manual

139

```
    kPWM_OneWordInFIFOFlag 1 word of data in FIFO
    kPWM_TwoWordsInFIFOFlag 2 word of data in FIFO
    kPWM_ThreeWordsInFIFOFlag 3 word of data in FIFO
    kPWM_FourWordsInFIFOFlag 4 word of data in FIFO
```

#### 10.2.4 Function Documentation

#### 10.2.4.1 status\_t PWM\_Init ( PWM\_Type \* base, const pwm\_config\_t \* config\_)

Note

This API should be called at the beginning of the application using the PWM driver.

#### **Parameters**

base	PWM peripheral base address
config	Pointer to user's PWM config structure.

#### Returns

kStatus\_Success means success; else failed.

#### 10.2.4.2 void PWM\_Deinit ( PWM\_Type \* base )

#### **Parameters**

```
base PWM peripheral base address
```

#### 10.2.4.3 void PWM GetDefaultConfig ( pwm config t \* config )

The default values are:

```
* config->enableStopMode = false;
* config->enableDozeMode = false;
* config->enableWaitMode = false;
* config->enableDozeMode = false;
* config->enableDozeMode = false;
* config->clockSource = kPWM_LowFrequencyClock;
* config->prescale = 0U;
* config->outputConfig = kPWM_SetAtRolloverAndClearAtcomparison;
* config->fifoWater = kPWM_FIFOWaterMark_2;
* config->sampleRepeat = kPWM_EachSampleOnce;
* config->byteSwap = kPWM_ByteNoSwap;
* config->halfWordSwap = kPWM_HalfWordNoSwap;
```

NXP Semiconductors

#### MCUXpresso SDK API Reference Manual

#### **Parameters**

config	Pointer to user's PWM config structure.
--------	---

#### 10.2.4.4 static void PWM\_StartTimer( PWM\_Type \* base ) [inline], [static]

When the PWM is enabled, it begins a new period, the output pin is set to start a new period while the prescaler and counter are released and counting begins.

#### **Parameters**

base PWM peripheral base address	
----------------------------------	--

#### 10.2.4.5 static void PWM\_StopTimer( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

#### 10.2.4.6 static void PWM\_SoftwareReset( PWM\_Type \* base ) [inline], [static]

PWM is reset when this bit is set to 1. It is a self clearing bit. Setting this bit resets all the registers to their reset values except for the STOPEN, DOZEN, WAITEN, and DBGEN bits in this control register.

#### Parameters

base	PWM peripheral base address

# 10.2.4.7 static void PWM\_EnableInterrupts ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
	The interrupts to enable. This is a logical OR of members of the enumeration pwminterrupt_enable_t

#### MCUXpresso SDK API Reference Manual

10.2.4.8 static void PWM\_DisableInterrupts ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
mask	The interrupts to disable. This is a logical OR of members of the enumeration pwm_interrupt_enable_t

# 10.2.4.9 static uint32\_t PWM\_GetEnabledInterrupts ( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration pwm\_interrupt\_enable t

#### 

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

#### Returns

The status flags. This is the logical OR of members of the enumeration pwm\_status\_flags\_t

# 10.2.4.11 static void PWM\_clearStatusFlags ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address

#### **MCUXpresso SDK API Reference Manual**

mask The status flags to clear. This is a logical OR of members of the enumeration pwm\_status\_flags\_t

# 10.2.4.12 static uint32\_t PWM\_GetFIFOAvailable ( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

#### Returns

The status flags. This is the logical OR of members of the enumeration pwm\_fifo\_available\_t

# 10.2.4.13 static void PWM\_SetSampleValue ( PWM\_Type \* base, uint32\_t value ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
mask	The sample value. This is the input to the $4x16$ FIFO. The value in this register denotes the value of the sample being currently used.
	denotes the value of the sample being earliertly used.

# 10.2.4.14 static uint32\_t PWM\_GetSampleValue ( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

#### Returns

The sample value. It can be read only when the PWM is enable.

# 10.2.4.15 static void PWM\_SetPeriodValue ( PWM\_Type \* base, uint32\_t value ) [inline], [static]

NXP Semiconductors 143

#### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

base	PWM peripheral base address
mask	The period value. The PWM period register (PWM_PWMPR) determines the period
	of the PWM output signal. Writing 0xFFFF to this register will achieve the same
	result as writing $0xFFFE$ . PWMO (Hz) = PCLK(Hz) / (period +2)

# 10.2.4.16 static uint32\_t PWM\_GetPeriodValue ( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address

#### Returns

The period value. The PWM period register (PWM\_PWMPR) determines the period of the PWM output signal.

# 10.2.4.17 static uint32\_t PWM\_GetCounterValue ( PWM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address

#### Returns

The counter value. The current count value.

# **Chapter 11 UART: Universal Asynchronous Receiver/Transmitter Driver**

#### **Overview** 11.1

#### **Modules**

- UART Driver
- UART FreeRTOS Driver

#### 11.2 UART Driver

#### 11.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) module of MCUXpresso SDK devices.

The UART driver includes functional APIs and transactional APIs.

Functional APIs are used for UART initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the UART peripheral and how to organize functional APIs to meet the application requirements. All functional APIs use the peripheral base address as the first parameter. UART functional operation groups provide the functional API set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the uart\_handle\_t as the second parameter. Initialize the handle by calling the UART\_Transfer-CreateHandle() API.

Transactional APIs support asynchronous transfer, which means that the functions UART\_TransferSend-NonBlocking() and UART\_TransferReceiveNonBlocking() set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_UART\_TxIdle and kStatus\_UART\_RxIdle.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the UART\_TransferCreateHandle(). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The UART\_TransferReceiveNonBlocking() function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the kStatus\_UART\_RxIdle.

If the receive ring buffer is full, the upper layer is informed through a callback with the kStatus\_UART\_RxRingBufferOverrun. In the callback function, the upper layer reads data out from the ring buffer. If not, existing data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart In this example, the buffer size is 32, but only 31 bytes are used for saving data.

### 11.2.2 Typical use case

#### 11.2.2.1 UART Send/receive using a polling method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

147

#### 11.2.2.2 UART Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

#### 11.2.2.3 UART Receive using the ringbuffer feature

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

#### 11.2.2.4 UART automatic baud rate detect feature

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

#### **Data Structures**

- struct uart\_config\_t
  - UART configuration structure. More...
- struct uart\_transfer\_t
  - UART transfer structure. More...
- struct uart\_handle\_t

UART handle structure. More...

#### **Typedefs**

• typedef void(\* uart\_transfer\_callback\_t )(UART\_Type \*base, uart\_handle\_t \*handle, status\_t status, void \*userData)

UART transfer callback function.

#### **Enumerations**

```
enum _uart_status {
  kStatus_UART_TxBusy = MAKE_STATUS(kStatusGroup_IUART, 0),
 kStatus UART RxBusy = MAKE STATUS(kStatusGroup IUART, 1),
 kStatus_UART_TxIdle = MAKE_STATUS(kStatusGroup_IUART, 2),
 kStatus_UART_RxIdle = MAKE_STATUS(kStatusGroup_IUART, 3),
 kStatus UART TxWatermarkTooLarge = MAKE STATUS(kStatusGroup IUART, 4),
 kStatus UART RxWatermarkTooLarge = MAKE STATUS(kStatusGroup IUART, 5),
 kStatus_UART_FlagCannotClearManually,
 kStatus_UART_Error = MAKE_STATUS(kStatusGroup_IUART, 7),
 kStatus_UART_RxRingBufferOverrun = MAKE_STATUS(kStatusGroup_IUART, 8),
 kStatus UART RxHardwareOverrun = MAKE STATUS(kStatusGroup IUART, 9),
 kStatus_UART_NoiseError = MAKE_STATUS(kStatusGroup_IUART, 10),
 kStatus UART FramingError = MAKE STATUS(kStatusGroup IUART, 11),
 kStatus UART ParityError = MAKE STATUS(kStatusGroup IUART, 12),
 kStatus_UART_BaudrateNotSupport,
 kStatus_UART_BreakDetect = MAKE_STATUS(kStatusGroup_IUART, 14) }
    Error codes for the UART driver.
enum uart_data_bits_t {
  kUART SevenDataBits = 0x0U,
 kUART EightDataBits = 0x1U }
    UART data bits count.
enum uart_parity_mode_t {
  kUART ParityDisabled = 0x0U,
 kUART_ParityEven = 0x2U,
 kUART_ParityOdd = 0x3U }
    UART parity mode.
enum uart_stop_bit_count_t {
 kUART_OneStopBit = 0x0U,
 kUART_TwoStopBit = 0x1U }
    UART stop bit count.
• enum uart idle condition t {
  kUART IdleFor4Frames = 0x0U,
 kUART IdleFor8Frames = 0x1U,
 kUART_IdleFor16Frames = 0x2U,
 kUART IdleFor32Frames = 0x3U }
    UART idle condition detect.
• enum uart interrupt enable
    This structure contains the settings for all of the UART interrupt configurations.
enum _uart_flags {
```

MCUXpresso SDK API Reference Manual

```
kUART_RxCharReadyFlag = 0x0000000FU.
kUART_RxErrorFlag = 0x0000000EU,
kUART RxOverrunErrorFlag = 0x0000000DU,
kUART_RxFrameErrorFlag = 0x0000000CU,
kUART RxBreakDetectFlag = 0x0000000BU,
kUART RxParityErrorFlag = 0x0000000AU,
kUART_ParityErrorFlag = 0x0094000FU,
kUART_RtsStatusFlag = 0x0094000EU,
kUART TxReadyFlag = 0x0094000DU,
kUART_RtsDeltaFlag = 0x0094000CU,
kUART_EscapeFlag = 0x0094000BU,
kUART FrameErrorFlag = 0x0094000AU,
kUART_RxReadyFlag = 0x00940009U,
kUART\_AgingTimerFlag = 0x00940008U,
kUART_DtrDeltaFlag = 0x00940007U,
kUART RxDsFlag = 0x00940006U,
kUART tAirWakeFlag = 0x00940005U,
kUART_AwakeFlag = 0x00940004U,
kUART_Rs485SlaveAddrMatchFlag = 0x00940003U,
kUART AutoBaudFlag = 0x0098000FU,
kUART_TxEmptyFlag = 0x0098000EU,
kUART DtrFlag = 0x0098000DU,
kUART_IdleFlag = 0x0098000CU,
kUART AutoBaudCntStopFlag = 0x0098000BU,
kUART RiDeltaFlag = 0x0098000AU,
kUART_RiFlag = 0x00980009U,
kUART_IrFlag = 0x00980008U,
kUART WakeFlag = 0x00980007U,
kUART_DcdDeltaFlag = 0x00980006U,
kUART_DcdFlag = 0x00980005U,
kUART_RtsFlag = 0x00980004U,
kUART_TxCompleteFlag = 0x00980003U,
kUART BreakDetectFlag = 0x00980002U,
kUART_RxOverrunFlag = 0x00980001U,
kUART RxDataReadyFlag = 0x00980000U }
  UART status flags.
```

#### **Variables**

- uint32\_t uart\_config\_t::baudRate\_Bps UART baud rate.
- uart\_parity\_mode\_t uart\_config\_t::parityMode Parity error check mode of this module.
- uart\_data\_bits\_t uart\_config\_t::dataBitsCount Data bits count, eight (default), seven.

#### MCUXpresso SDK API Reference Manual

uart\_stop\_bit\_count\_t uart\_config\_t::stopBitCount

*Number of stop bits in one frame.* 

• uint8\_t uart\_config\_t::txFifoWatermark

TX FIFO watermark.

• uint8\_t uart\_config\_t::rxFifoWatermark

RX FIFO watermark.

• bool uart\_config\_t::enableAutoBaudRate

Enable automatic baud rate detection.

bool uart\_config\_t::enableTx

Enable TX.

• bool uart\_config\_t::enableRx

Enable RX.

• uint8 t \* uart transfer t::data

The buffer of data to be transfer.

• size\_t uart\_transfer\_t::dataSize

*The byte count to be transfer.* 

• uint8\_t \*volatile uart\_handle\_t::txData

Address of remaining data to send.

• volatile size t uart handle t::txDataSize

Size of the remaining data to send.

• size\_t uart\_handle\_t::txDataSizeAll

Size of the data to send out.

• uint8 t \*volatile uart handle t::rxData

Address of remaining data to receive.

volatile size\_t uart\_handle\_t::rxDataSize

Size of the remaining data to receive.

• size\_t uart\_handle\_t::rxDataSizeAll

Size of the data to receive.

• uint8\_t \* uart\_handle\_t::rxRingBuffer

Start address of the receiver ring buffer.

size t uart handle t::rxRingBufferSize

Size of the ring buffer.

volatile uint16\_t uart\_handle\_t::rxRingBufferHead

Index for the driver to store received data into ring buffer.

volatile uint16\_t uart\_handle\_t::rxRingBufferTail

*Index for the user to get data from the ring buffer.* 

• uart\_transfer\_callback\_t uart\_handle\_t::callback

Callback function.

void \* uart\_handle\_t::userData

UART callback function parameter.

• volatile uint8\_t uart\_handle\_t::txState

TX transfer state.

• volatile uint8 t uart handle t::rxState

RX transfer state.

#### **Driver version**

• #define FSL\_UART\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) UART driver version 2.0.0.

#### MCUXpresso SDK API Reference Manual

#### **Software Reset**

• static void <u>UART\_SoftwareReset</u> (<u>UART\_Type</u> \*base) *Resets the UART using software*.

#### Initialization and deinitialization

- status\_t <u>UART\_Init</u> (<u>UART\_Type</u> \*base, const <u>uart\_config\_t</u> \*config, uint32\_t srcClock\_Hz)

  Initializes an UART instance with the user configuration structure and the peripheral clock.
- void UART\_Deinit (UART\_Type \*base)

Deinitializes a UART instance.

- void UART\_GetDefaultConfig (uart\_config\_t \*config)
- status\_t <u>UART\_SetBaudRate</u> (UART\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the UART instance baud rate.
- static void UART\_Enable (UART\_Type \*base)

This function is used to Enable the UART Module.

- static void UART\_SetIdleCondition (UART\_Type \*base, uart\_idle\_condition\_t condition)
  - This function is used to configure the IDLE line condition.
- static void UART\_Disable (UART\_Type \*base)

This function is used to Disable the UART Module.

#### **Status**

- bool UART\_GetStatusFlag (UART\_Type \*base, uint32\_t flag)
  - This function is used to get the current status of specific UART status flag(including interrupt flag).
- void UART\_ClearStatusFlag (UART\_Type \*base, uint32\_t flag)

This function is used to clear the current status of specific UART status flag.

#### Interrupts

- void UART\_EnableInterrupts (UART\_Type \*base, uint32\_t mask)
  - Enables UART interrupts according to the provided mask.
- void UART\_DisableInterrupts (UART\_Type \*base, uint32\_t mask)
  - Disables the UART interrupts according to the provided mask.
- uint32\_t UART\_GetEnabledInterrupts (UART\_Type \*base)

Gets enabled UART interrupts.

### **Bus Operations**

- static void UART\_EnableTx (UART\_Type \*base, bool enable)
  - Enables or disables the UART transmitter.
- static void UART\_EnableRx (UART\_Type \*base, bool enable)
  - Enables or disables the UART receiver.
- static void UART\_WriteByte (UART\_Type \*base, uint8\_t data)

MCUXpresso SDK API Reference Manual

Writes to the transmitter register.

• static uint8\_t UART\_ReadByte (UART\_Type \*base)

Reads the receiver register.

• void UART\_WriteBlocking (UART\_Type \*base, const uint8\_t \*data, size\_t length)

Writes to the TX register using a blocking method.

• status\_t <u>UART\_ReadBlocking</u> (<u>UART\_Type</u> \*base, uint8\_t \*data, size\_t length)

Read RX data register using a blocking method.

#### **Transactional**

• void UART\_TransferCreateHandle (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_callback\_t callback, void \*userData)

Initializes the UART handle.

• void UART\_TransferStartRingBuffer (UART\_Type \*base, uart\_handle\_t \*handle, uint8\_t \*ring-Buffer, size\_t ringBufferSize)

Sets up the RX ring buffer.

• void UART\_TransferStopRingBuffer (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the background transfer and uninstalls the ring buffer.

• size\_t UART\_TransferGetRxRingBufferLength (uart\_handle\_t \*handle)

Get the length of received data in RX ring buffer.

• status\_t UART\_TransferSendNonBlocking (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_t \*xfer)

Transmits a buffer of data using the interrupt method.

• void UART\_TransferAbortSend (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the interrupt-driven data transmit.

• status\_t UART\_TransferGetSendCount (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_t \*count)

Gets the number of bytes written to the UART TX register.

• status\_t UART\_TransferReceiveNonBlocking (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_t \*xfer, size\_t \*receivedBytes)

Receives a buffer of data using an interrupt method.

• void UART\_TransferAbortReceive (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the interrupt-driven data receiving.

• status\_t UART\_TransferGetReceiveCount (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_-t \*count)

Gets the number of bytes that have been received.

• void UART\_TransferHandleIRQ (UART\_Type \*base, uart\_handle\_t \*handle) UART IRQ handle function.

#### DMA control functions.

• static void UART\_EnableTxDMA (UART\_Type \*base, bool enable)

Enables or disables the UART transmitter DMA request.

• static void UART\_EnableRxDMA (UART\_Type \*base, bool enable)

Enables or disables the UART receiver DMA request.

#### FIFO control functions.

- static void UART\_SetTxFifoWatermark (UART\_Type \*base, uint8\_t watermark)

  This function is used to set the watermark of UART Tx FIFO.
- static void UART\_SetRxFifoWatermark (UART\_Type \*base, uint8\_t watermark)

  This function is used to set the watermark of UART Rx FIFO.

#### Auto baud rate detection.

- static void UART\_EnableAutoBaudRate (UART\_Type \*base, bool enable)
- This function is used to set the enable condition of Automatic Baud Rate Detection feature.
- static bool UART\_IsAutoBaudRateComplete (UART\_Type \*base)

This function is used to read if the automatic baud rate detection has finished.

#### 11.2.3 Data Structure Documentation

#### 11.2.3.1 struct uart\_config\_t

#### **Data Fields**

- uint32\_t baudRate\_Bps
  - UART baud rate.
- uart\_parity\_mode\_t parityMode

Parity error check mode of this module.

- uart data bits t dataBitsCount
  - Data bits count, eight (default), seven.
- uart\_stop\_bit\_count\_t stopBitCount

Number of stop bits in one frame.

- uint8\_t txFifoWatermark
  - TX FIFO watermark.
- uint8 t rxFifoWatermark

RX FIFO watermark.

- bool enableAutoBaudRate
  - Enable automatic baud rate detection.
- bool enableTx
  - Enable TX.
- bool enableRx

Enable RX.

#### 11.2.3.2 struct uart\_transfer\_t

#### **Data Fields**

- uint8\_t \* data
  - The buffer of data to be transfer.
- size t dataSize

The byte count to be transfer.

MCUXpresso SDK API Reference Manual

#### 11.2.3.3 struct uart handle

#### **Data Fields**

• uint8 t \*volatile txData

Address of remaining data to send.

• volatile size\_t txDataSize

Size of the remaining data to send.

• size t txDataSizeAll

Size of the data to send out.

• uint8 t \*volatile rxData

Address of remaining data to receive.

volatile size\_t rxDataSize

Size of the remaining data to receive.

• size t rxDataSizeAll

Size of the data to receive.

• uint8\_t \* rxRingBuffer

Start address of the receiver ring buffer.

• size\_t rxRingBufferSize

Size of the ring buffer.

• volatile uint16\_t rxRingBufferHead

*Index for the driver to store received data into ring buffer.* 

• volatile uint16\_t rxRingBufferTail

*Index for the user to get data from the ring buffer.* 

• uart\_transfer\_callback\_t callback

Callback function.

void \* userData

UART callback function parameter.

• volatile uint8\_t txState

TX transfer state.

• volatile uint8\_t rxState

RX transfer state.

#### 11.2.4 Macro Definition Documentation

#### 11.2.4.1 #define FSL\_UART\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

#### 11.2.5 Typedef Documentation

11.2.5.1 typedef void(\* uart\_transfer\_callback\_t)(UART\_Type \*base, uart\_handle\_t \*handle, status t status, void \*userData)

#### 11.2.6 Enumeration Type Documentation

#### 11.2.6.1 enum \_uart\_status

#### Enumerator

kStatus\_UART\_TxBusy Transmitter is busy.

kStatus\_UART\_RxBusy Receiver is busy.

kStatus\_UART\_TxIdle UART transmitter is idle.

kStatus\_UART\_RxIdle UART receiver is idle.

kStatus\_UART\_TxWatermarkTooLarge TX FIFO watermark too large.

kStatus\_UART\_RxWatermarkTooLarge RX FIFO watermark too large.

kStatus\_UART\_FlagCannotClearManually UART flag can't be manually cleared.

**kStatus\_UART\_Error** Error happens on UART.

kStatus UART RxRingBufferOverrun UART RX software ring buffer overrun.

kStatus\_UART\_RxHardwareOverrun UART RX receiver overrun.

kStatus UART NoiseError UART noise error.

**kStatus\_UART\_FramingError** UART framing error.

kStatus\_UART\_ParityError UART parity error.

**kStatus\_UART\_BaudrateNotSupport** Baudrate is not support in current clock source.

kStatus\_UART\_BreakDetect Receiver detect BREAK signal.

#### 11.2.6.2 enum uart\_data\_bits\_t

#### Enumerator

kUART SevenDataBits Seven data bit.

kUART\_EightDataBits Eight data bit.

#### 11.2.6.3 enum uart\_parity\_mode\_t

#### Enumerator

kUART\_ParityDisabled Parity disabled.

#### MCUXpresso SDK API Reference Manual

kUART\_ParityEven Even error check is selected.kUART\_ParityOdd Odd error check is selected.

#### 11.2.6.4 enum uart\_stop\_bit\_count\_t

#### Enumerator

kUART\_OneStopBit One stop bit.kUART\_TwoStopBit Two stop bits.

#### 11.2.6.5 enum uart idle condition t

#### Enumerator

kUART\_IdleFor4Frames Idle for more than 4 frames.
 kUART\_IdleFor8Frames Idle for more than 8 frames.
 kUART\_IdleFor16Frames Idle for more than 16 frames.
 kUART IdleFor32Frames Idle for more than 32 frames.

#### 11.2.6.6 enum \_uart\_interrupt\_enable

#### 11.2.6.7 enum \_uart\_flags

This provides constants for the UART status flags for use in the UART functions.

#### Enumerator

kUART\_RxCharReadyFlag Rx Character Ready Flag.
kUART\_RxErrorFlag Rx Error Detect Flag.
kUART\_RxOverrunErrorFlag Rx Overrun Flag.
kUART\_RxFrameErrorFlag Rx Frame Error Flag.
kUART\_RxBreakDetectFlag Rx Break Detect Flag.
kUART\_RxParityErrorFlag Rx Parity Error Flag.
kUART\_ParityErrorFlag Parity Error Interrupt Flag.
kUART\_RtsStatusFlag RTS\_B Pin Status Flag.
kUART\_TxReadyFlag Transmitter Ready Interrupt/DMA Flag.
kUART\_RtsDeltaFlag RTS Delta Flag.
kUART\_EscapeFlag Escape Sequence Interrupt Flag.
kUART\_FrameErrorFlag Frame Error Interrupt Flag.
kUART\_RxReadyFlag Receiver Ready Interrupt/DMA Flag.
kUART\_RxReadyFlag Receiver Ready Interrupt Flag.
kUART\_AgingTimerFlag Aging Timer Interrupt Flag.
kUART\_DtrDeltaFlag DTR Delta Flag.

kUART RxDsFlag Receiver IDLE Interrupt Flag.

#### MCUXpresso SDK API Reference Manual

```
kUART tAirWakeFlag Asynchronous IR WAKE Interrupt Flag.
kUART_AwakeFlag Asynchronous WAKE Interrupt Flag.
kUART Rs485SlaveAddrMatchFlag RS-485 Slave Address Detected Interrupt Flag.
kUART_AutoBaudFlag Automatic Baud Rate Detect Complete Flag.
kUART TxEmptyFlag Transmit Buffer FIFO Empty.
kUART DtrFlag DTR edge triggered interrupt flag.
kUART_IdleFlag Idle Condition Flag.
kUART_AutoBaudCntStopFlag Auto-baud Counter Stopped Flag.
kUART RiDeltaFlag Ring Indicator Delta Flag.
kUART_RiFlag Ring Indicator Input Flag.
kUART_IrFlag Serial Infrared Interrupt Flag.
kUART WakeFlag Wake Flag.
kUART DcdDeltaFlag Data Carrier Detect Delta Flag.
kUART DcdFlag Data Carrier Detect Input Flag.
kUART_RtsFlag RTS Edge Triggered Interrupt Flag.
kUART_TxCompleteFlag Transmitter Complete Flag.
kUART BreakDetectFlag BREAK Condition Detected Flag.
kUART_RxOverrunFlag Overrun Error Flag.
kUART_RxDataReadyFlag Receive Data Ready Flag.
```

#### 11.2.7 Function Documentation

#### 11.2.7.1 static void UART\_SoftwareReset ( UART\_Type \* base ) [inline], [static]

This function resets the transmit and receive state machines, all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD and UTS[6-3]

**Parameters** 

```
UART peripheral base address.
base
```

#### 11.2.7.2 status t UART Init ( UART Type \* base, const uart\_config\_t \* config, uint32 t srcClock\_Hz )

This function configures the UART module with user-defined settings. Call the UART GetDefault-Config() function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the UART.

```
* uart_config_t uartConfig;
* uartConfig.baudRate_Bps = 115200U;
* uartConfig.parityMode = kUART_ParityDisabled;
* uartConfig.dataBitsCount = kUART_EightDataBits;
* uartConfig.stopBitCount = kUART_OneStopBit;
  uartConfig.txFifoWatermark = 2;
* uartConfig.rxFifoWatermark = 1;
```

MCUXpresso SDK API Reference Manual NXP Semiconductors 157

```
* uartConfig.enableAutoBaudrate = false;
* uartConfig.enableTx = true;
* uartConfig.enableRx = true;
* UART_Init(UART1, &uartConfig, 24000000U);
*
```

#### **Parameters**

base	UART peripheral base address.
config	Pointer to a user-defined configuration structure.
srcClock_Hz	UART clock source frequency in HZ.

#### Return values

kStatus_Success	UART initialize succeed
-----------------	-------------------------

#### 11.2.7.3 void UART\_Deinit ( UART\_Type \* base )

This function waits for transmit to complete, disables TX and RX, and disables the UART clock.

#### **Parameters**

base	UART peripheral base address.
------	-------------------------------

#### 11.2.7.4 void UART\_GetDefaultConfig ( uart\_config\_t \* config )

Gets the default configuration structure.

This function initializes the UART configuration structure to a default value. The default values are: uartConfig->baudRate\_Bps = 115200U; uartConfig->parityMode = kUART\_ParityDisabled; uartConfig->dataBitsCount = kUART\_EightDataBits; uartConfig->stopBitCount = kUART\_OneStopBit; uartConfig->txFifoWatermark = 2; uartConfig->rxFifoWatermark = 1; uartConfig->enableAutoBaudrate = flase; uartConfig->enableTx = false; uartConfig->enableRx = false;

#### **Parameters**

config	Pointer to a configuration structure.
--------	---------------------------------------

# 11.2.7.5 status\_t UART\_SetBaudRate ( UART\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock Hz )

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the UART\_Init.

#### MCUXpresso SDK API Reference Manual

```
* UART_SetBaudRate(UART1, 115200U, 20000000U);
```

#### **Parameters**

base	UART peripheral base address.
baudRate_Bps	UART baudrate to be set.
srcClock_Hz	UART clock source frequency in Hz.

#### Return values

kStatus_UART_Baudrate- NotSupport	Baudrate is not support in the current clock source.
kStatus_Success	Set baudrate succeeded.

#### 11.2.7.6 static void UART\_Enable ( UART\_Type \* base ) [inline], [static]

#### **Parameters**

base	UART base pointer.

# 11.2.7.7 static void UART\_SetIdleCondition ( UART\_Type \* base, uart\_idle\_condition\_t condition ) [inline], [static]

#### Parameters

base	UART base pointer.
condition	IDLE line detect condition of the enumerators in _uart_idle_condition.

#### 11.2.7.8 static void UART\_Disable ( UART\_Type \* base ) [inline], [static]

#### **Parameters**

base	UART base pointer.
------	--------------------

#### 11.2.7.9 bool UART\_GetStatusFlag ( UART\_Type \* base, uint32\_t flag )

The available status flag can be select from uart\_status\_flag\_t enumeration.

#### MCUXpresso SDK API Reference Manual

#### **Parameters**

base	UART base pointer.
flag	Status flag to check.

#### Return values

current state of corresponding status flag.
---

#### 11.2.7.10 void UART\_ClearStatusFlag ( UART\_Type \* base, uint32\_t flag )

The available status flag can be select from uart\_status\_flag\_t enumeration.

#### **Parameters**

base UART base pointer.	
flag Status flag to clear.	

#### 11.2.7.11 void UART\_EnableInterrupts ( UART\_Type \* base, uint32\_t mask )

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>\_uart\_interrupt\_enable</u>. For example, to enable TX empty interrupt and RX data ready interrupt, do the following.

```
* UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

#### **Parameters**

base	base UART peripheral base address.	
mask	The interrupts to enable. Logical OR of _uart_interrupt_enable.	

## 11.2.7.12 void UART\_DisableInterrupts ( UART\_Type \* base, uint32\_t mask )

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>\_uart\_interrupt\_enable</u>. For example, to disable TX empty interrupt and RX data ready interrupt do the following.

```
* UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

#### MCUXpresso SDK API Reference Manual

#### **Parameters**

base UART peripheral base address.	
mask	The interrupts to disable. Logical OR of _uart_interrupt_enable.

#### 11.2.7.13 uint32\_t UART\_GetEnabledInterrupts ( UART\_Type \* base )

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators <u>\_uart\_interrupt\_enable</u>. To check a specific interrupt enable status, compare the return value with enumerators in <u>\_uart\_interrupt\_enable</u>. For example, to check whether the TX empty interrupt is enabled:

#### **Parameters**

base	UART peripheral base address.
------	-------------------------------

#### Returns

UART interrupt flags which are logical OR of the enumerators in <u>\_uart\_interrupt\_enable</u>.

# 11.2.7.14 static void UART\_EnableTx ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the UART transmitter.

#### Parameters

base	base UART peripheral base address.	
enable	True to enable, false to disable.	

# 11.2.7.15 static void UART\_EnableRx ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the UART receiver.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	UART peripheral base address.
enable True to enable, false to disable.	

# 11.2.7.16 static void UART\_WriteByte ( UART\_Type \* base, uint8\_t data ) [inline], [static]

This function is used to write data to transmitter register. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

#### **Parameters**

base	UART peripheral base address.
data	Data write to the TX register.

#### 11.2.7.17 static uint8\_t UART\_ReadByte ( UART\_Type \* base ) [inline], [static]

This function is used to read data from receiver register. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

#### **Parameters**

base	UART peripheral base address.

#### Returns

Data read from data register.

# 11.2.7.18 void UART\_WriteBlocking ( UART\_Type \* base, const uint8\_t \* data, size\_t length )

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

#### Note

This function does not check whether all data is sent out to the bus. Before disabling the TX, check kUART\_TransmissionCompleteFlag to ensure that the TX is finished.

#### MCUXpresso SDK API Reference Manual

163

#### **Parameters**

base	base UART peripheral base address.	
data	Start address of the data to write.	
length	Size of the data to write.	

# 11.2.7.19 status\_t UART\_ReadBlocking ( UART\_Type \* base, uint8\_t \* data, size\_t length )

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

#### **Parameters**

base UART peripheral base address.	
data Start address of the buffer to store the received data.	
length Size of the buffer.	

#### Return values

kStatus_UART_Rx- HardwareOverrun	Receiver overrun occurred while receiving data.
kStatus_UART_Noise- Error	A noise error occurred while receiving data.
kStatus_UART_Framing- Error	A framing error occurred while receiving data.
kStatus_UART_Parity- Error	A parity error occurred while receiving data.
kStatus_Success	Successfully received all data.

# 11.2.7.20 void UART\_TransferCreateHandle ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_callback\_t callback, void \* userData )

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
callback	The callback function.
userData	The parameter of the callback function.

# 11.2.7.21 void UART\_TransferStartRingBuffer ( UART\_Type \* base, uart\_handle\_t \* handle, uint8 t \* ringBuffer, size t ringBufferSize )

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the UART\_TransferReceiveNonBlocking() API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

#### Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if ring-BufferSize is 32, only 31 bytes are used for saving data.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
ringBuffer	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
ringBufferSize	Size of the ring buffer.

# 11.2.7.22 void UART\_TransferStopRingBuffer ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.

## 11.2.7.23 size\_t UART\_TransferGetRxRingBufferLength ( uart\_handle\_t \* handle )

#### **Parameters**

handle	UART handle pointer.
--------	----------------------

#### Returns

Length of received data in RX ring buffer.

## 11.2.7.24 status\_t UART\_TransferSendNonBlocking ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_t \* xfer )

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the kStatus\_UART\_TxIdle as status parameter.

## Note

The kStatus\_UART\_TxIdle is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the kUART\_TransmissionCompleteFlag to ensure that the TX is finished.

## Parameters

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure. See uart_transfer_t.

## Return values

kStatus_Success	Successfully start the data transmission.
kStatus_UART_TxBusy	Previous transmission still not finished; data not all written to TX register
	yet.
kStatus_InvalidArgument	Invalid argument.

NXP Semiconductors 165

## **MCUXpresso SDK API Reference Manual**

## **UART Driver**

## 11.2.7.25 void UART\_TransferAbortSend ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

167

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

## 11.2.7.26 status\_t UART\_TransferGetSendCount ( UART\_Type \* base, uart\_handle\_t \* handle, uint32 t \* count )

This function gets the number of bytes written to the UART TX register by using the interrupt method.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
count	Send bytes count.

## Return values

kStatus_NoTransferIn- Progress	No send in progress.
kStatus_InvalidArgument	The parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

## 11.2.7.27 status\_t UART\_TransferReceiveNonBlocking ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_t \* xfer, size\_t \* receivedBytes )

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter receivedBytes shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter k-Status\_UART\_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter received—Bytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

## **UART Driver**

#### **Parameters**

base	UART peripheral base address.	
handle	UART handle pointer.	
xfer	fer UART transfer structure, see uart_transfer_t.	
receivedBytes	Bytes received from the ring buffer directly.	

## Return values

kStatus_Success	Successfully queue the transfer into transmit queue.
kStatus_UART_RxBusy	Previous receive request is not finished.
kStatus_InvalidArgument	Invalid argument.

## 11.2.7.28 void UART\_TransferAbortReceive ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

## Parameters

base	UART peripheral base address.
handle	UART handle pointer.

## 11.2.7.29 status\_t UART\_TransferGetReceiveCount ( UART\_Type \* base, uart\_handle\_t \* handle, uint32\_t \* count )

This function gets the number of bytes that have been received.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
count	Receive bytes count.

MCUXpresso SDK API Reference Manual

#### Return values

kStatus_NoTransferIn- Progress	No receive in progress.
kStatus_InvalidArgument	Parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

## 11.2.7.30 void UART\_TransferHandleIRQ ( UART\_Type \* base, uart\_handle\_t \* handle )

This function handles the UART transmit and receive IRQ request.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

## 11.2.7.31 static void UART\_EnableTxDMA ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the transmit request when the transmitter has one or more slots available in the TxFIFO. The fill level in the TxFIFO that generates the DMA request is controlled by the TXTL bits.

#### **Parameters**

base	UART peripheral base address.
enable	True to enable, false to disable.

## 11.2.7.32 static void UART\_EnableRxDMA ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the receive request when the receiver has data in the RxFIFO. The fill level in the RxFIFO at which a DMA request is generated is controlled by the RXTL bits.

Parameters

MCUXpresso SDK API Reference Manual

## **UART Driver**

base	UART peripheral base address.
enable	True to enable, false to disable.

## 11.2.7.33 static void UART\_SetTxFifoWatermark ( UART\_Type \* base, uint8\_t watermark ) [inline], [static]

A maskable interrupt is generated whenever the data level in the TxFIFO falls below the Tx FIFO watermark.

#### **Parameters**

base	UART base pointer.
watermark	The Tx FIFO watermark.

## 11.2.7.34 static void UART\_SetRxFifoWatermark ( UART\_Type \* base, uint8\_t watermark ) [inline], [static]

A maskable interrupt is generated whenever the data level in the RxFIFO reaches the Rx FIFO watermark.

#### **Parameters**

base	UART base pointer.
watermark	The Rx FIFO watermark.

## 11.2.7.35 static void UART\_EnableAutoBaudRate ( UART\_Type \* base, bool enable ) [inline], [static]

## Parameters

base	UART base pointer.
enable	Enable/Disable Automatic Baud Rate Detection feature.  • true: Enable Automatic Baud Rate Detection feature.  • false: Disable Automatic Baud Rate Detection feature.

## 11.2.7.36 static bool UART\_IsAutoBaudRateComplete ( UART\_Type \* base ) [inline], [static]

## **MCUXpresso SDK API Reference Manual**

## Parameters

base	UART base pointer.
------	--------------------

## Returns

- true: Automatic baud rate detection has finished.
  - false: Automatic baud rate detection has not finished.

## **UART Driver**

## 11.2.8 Variable Documentation

- 11.2.8.1 uint32\_t uart\_config\_t::baudRate\_Bps
- 11.2.8.2 uart\_parity\_mode\_t uart\_config\_t::parityMode
- 11.2.8.3 uart\_stop\_bit\_count\_t uart config t::stopBitCount
- 11.2.8.4 uint8\_t\* uart\_transfer\_t::data
- 11.2.8.5 size t uart transfer t::dataSize
- 11.2.8.6 uint8\_t\* volatile uart\_handle\_t::txData
- 11.2.8.7 volatile size t uart handle t::txDataSize
- 11.2.8.8 size t uart handle t::txDataSizeAll
- 11.2.8.9 uint8\_t\* volatile uart\_handle\_t::rxData
- 11.2.8.10 volatile size\_t uart\_handle\_t::rxDataSize
- 11.2.8.11 size t uart handle t::rxDataSizeAll
- 11.2.8.12 uint8 t\* uart handle t::rxRingBuffer
- 11.2.8.13 size t uart handle t::rxRingBufferSize
- 11.2.8.14 volatile uint16\_t uart\_handle\_t::rxRingBufferHead
- 11.2.8.15 volatile uint16 t uart handle t::rxRingBufferTail
- 11.2.8.16 uart\_transfer\_callback\_t uart\_handle t::callback
- 11.2.8.17 void\* uart\_handle\_t::userData
- 11.2.8.18 volatile uint8\_t uart\_handle\_t::txState

## 11.3 UART FreeRTOS Driver

## 11.3.1 Overview

## **Data Structures**

• struct uart\_rtos\_config\_t

UART configuration structure. More...

## **UART RTOS Operation**

• int UART\_RTOS\_Init (uart\_rtos\_handle\_t \*handle, uart\_handle\_t \*t\_handle, const uart\_rtos\_config\_t \*cfg)

Initializes a UART instance for operation in RTOS.

• int UART\_RTOS\_Deinit (uart\_rtos\_handle\_t \*handle)

Deinitializes a UART instance for operation.

## **UART transactional Operation**

- int UART\_RTOS\_Send (uart\_rtos\_handle\_t \*handle, const uint8\_t \*buffer, uint32\_t length) Sends data in the background.
- int UART\_RTOS\_Receive (uart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length, size\_t \*received)

Receives data.

#### 11.3.2 Data Structure Documentation

## 11.3.2.1 struct uart rtos config t

## **Data Fields**

• UART\_Type \* base

UART base address.

• uint32 t srcclk

UART source clock in Hz.

• uint32 t baudrate

Desired communication speed.

• uart\_parity\_mode\_t parity

Parity setting.

• uart\_stop\_bit\_count\_t stopbits

Number of stop bits to use.

• uint8 t \* buffer

Buffer for background reception.

• uint32 t buffer size

Size of buffer for background reception.

## **MCUXpresso SDK API Reference Manual**

## **UART FreeRTOS Driver**

## 11.3.3 Function Documentation

11.3.3.1 int UART\_RTOS\_Init ( uart\_rtos\_handle\_t \* handle, uart\_handle\_t \* t\_handle, const uart\_rtos\_config\_t \* cfg )

## **Parameters**

handle	The RTOS UART handle, the pointer to an allocated space for RTOS context.
t_handle	The pointer to the allocated space to store the transactional layer internal state.
cfg	The pointer to the parameters required to configure the UART after initialization.

#### Returns

0 succeed; otherwise fail.

## 11.3.3.2 int UART\_RTOS\_Deinit ( uart\_rtos\_handle\_t \* handle )

This function deinitializes the UART module, sets all register values to reset value, and frees the resources.

#### **Parameters**

handle	The RTOS UART handle.
--------	-----------------------

## 11.3.3.3 int UART\_RTOS\_Send ( uart\_rtos\_handle\_t \* handle, const uint8\_t \* buffer, uint32 t length )

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

### **Parameters**

handle	The RTOS UART handle.
buffer	The pointer to the buffer to send.
length	The number of bytes to send.

## 11.3.3.4 int UART\_RTOS\_Receive ( uart\_rtos\_handle\_t \* handle, uint8\_t \* buffer, uint32\_t length, size\_t \* received )

This function receives data from UART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

MCUXpresso SDK API Reference Manual

## **UART FreeRTOS Driver**

## Parameters

handle	The RTOS UART handle.
buffer	The pointer to the buffer to write received data.
length	The number of bytes to receive.
received	The pointer to a variable of size_t where the number of received data is filled.

## Chapter 12

**MU: Messaging Unit** 

## 12.1 Overview

The MCUXpresso SDK provides a driver for the MU module of MCUXpresso SDK devices.

## 12.2 Function description

The MU driver provides these functions:

- Functions to initialize the MU module.
- Functions to send and receive messages.
- Functions for MU flags for both MU sides.
- Functions for status flags and interrupts.
- Other miscellaneous functions.

### 12.2.1 MU initialization

The function MU\_Init() initializes the MU module and enables the MU clock. It should be called before any other MU functions.

The function MU\_Deinit() deinitializes the MU module and disables the MU clock. No MU functions can be called after this function.

## 12.2.2 MU message

The MU message must be sent when the transmit register is empty. The MU driver provides blocking API and non-blocking API to send message.

The MU\_SendMsgNonBlocking() function writes a message to the MU transmit register without checking the transmit register status. The upper layer should check that the transmit register is empty before calling this function. This function can be used in the ISR for better performance.

The MU\_SendMsg() function is a blocking function. It waits until the transmit register is empty and sends the message.

Correspondingly, there are blocking and non-blocking APIs for receiving a message. The MU\_ReadMsg-NonBlocking() function is a non-blocking API. The MU\_ReadMsg() function is the blocking API.

## **Function description**

## 12.2.3 MU flags

The MU driver provides 3-bit general purpose flags. When the flags are set on one side, they are reflected on the other side.

The MU flags must be set when the previous flags have been updated to the other side. The MU driver provides a non-blocking function and a blocking function. The blocking function MU\_SetFlags() waits until previous flags have been updated to the other side and then sets flags. The non-blocking function sets the flags directly. Ensure that the kMU\_FlagsUpdatingFlag is not pending before calling this function.

The function MU\_GetFlags() gets the MU flags on the current side.

## 12.2.4 Status and interrupt

The function MU\_GetStatusFlags() returns all MU status flags. Use the \_mu\_status\_flags to check for specific flags, for example, to check RX0 and RX1 register full, use the following code:

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mu The receive full flags are cleared automatically after messages are read out. The transmit empty flags are cleared automatically after new messages are written to the transmit register. The general purpose interrupt flags must be cleared manually using the function MU\_ClearStatusFlags().

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mu To enable or disable a specific interrupt, use MU\_EnableInterrupts() and MU\_DisableInterrupts() functions. The interrupts to enable or disable should be passed in as a bit mask of the \_mu\_interrupt\_enable.

The MU\_TriggerInterrupts() function triggers general purpose interrupts and NMI to the other core. The interrupts to trigger are passed in as a bit mask of the \_mu\_interrupt\_trigger. If previously triggered interrupts have not been processed by the other side, this function returns an error.

## 12.2.5 MU misc functions

The MU\_BootCoreB() and MU\_HoldCoreBReset() functions should only be used from A side. They are used to boot the core B or to hold core B in reset.

The MU\_ResetBothSides() function resets MU at both A and B sides. However, only the A side can call this function.

If a core enters stop mode, the platform clock of this core is disabled by default. The function MU\_Set-ClockOnOtherCoreEnable() forces the other core's platform clock to remain enabled even after that core has entered a stop mode. In this case, the other core's platform clock keeps running until the current core enters stop mode too.

Function MU\_GetOtherCorePowerMode() gets the power mode of the other core.

## **Enumerations**

```
enum _mu_status_flags {
 kMU Tx0EmptyFlag = (1U \ll (MU SR TEn SHIFT + 3U)),
 kMU Tx1EmptyFlag = (1U << (MU SR TEn SHIFT + 2U)),
 kMU_Tx2EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 1U)),
 kMU Tx3EmptyFlag = (1U \ll (MU SR TEn SHIFT + 0U)),
 kMU Rx0FullFlag = (1U << (MU SR RFn SHIFT + 3U)),
 kMU_Rx1FullFlag = (1U << (MU_SR_RFn_SHIFT + 2U)),
 kMU_Rx2FullFlag = (1U \ll (MU_SR_RFn_SHIFT + 1U)),
 kMU_Rx3FullFlag = (1U << (MU_SR_RFn_SHIFT + 0U)),
 kMU GenIntOFlag = (1U << (MU SR GIPn SHIFT + 3U)),
 kMU GenInt1Flag = (1U << (MU SR GIPn SHIFT + 2U)),
 kMU_GenInt2Flag = (1U << (MU_SR_GIPn_SHIFT + 1U)),
 kMU GenInt3Flag = (1U << (MU SR GIPn SHIFT + 0U)),
 kMU_EventPendingFlag = MU_SR_EP_MASK,
 kMU_FlagsUpdatingFlag = MU_SR_FUP_MASK }
    MU status flags.
enum _mu_interrupt_enable {
 kMU Tx0EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 3U)),
 kMU Tx1EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 2U)),
 kMU_Tx2EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 1U)),
 kMU Tx3EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 0U)),
 kMU Rx0FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 3U)),
 kMU_Rx1FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 2U)),
 kMU_Rx2FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 1U)),
 kMU Rx3FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 0U)),
 kMU GenInt0InterruptEnable = (1U << (MU CR GIEn SHIFT + 3U)),
 kMU_GenInt1InterruptEnable = (1U << (MU_CR_GIEn_SHIFT + 2U)),
 kMU_GenInt2InterruptEnable = (1U << (MU_CR_GIEn_SHIFT + 1U)),
 kMU GenInt3InterruptEnable = (1U << (MU CR GIEn SHIFT + 0U)) }
    MU interrupt source to enable.
enum _mu_interrupt_trigger {
 kMU_NmiInterruptTrigger = MU_CR_NMI_MASK,
 kMU_GenInt0InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 3U)),
 kMU GenInt1InterruptTrigger = (1U << (MU CR GIRn SHIFT + 2U)),
 kMU_GenInt2InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 1U)),
 kMU GenInt3InterruptTrigger = (1U << (MU CR GIRn SHIFT + 0U)) }
    MU interrupt that could be triggered to the other core.
```

## **Driver version**

• #define FSL\_MU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2)) *MU driver version 2.0.2.* 

MCUXpresso SDK API Reference Manual

## **Function description**

## MU initialization.

• void MU\_Init (MU\_Type \*base)

*Initializes the MU module.* 

• void MU\_Deinit (MU\_Type \*base)

De-initializes the MU module.

## **MU Message**

- static void MU\_SendMsgNonBlocking (MU\_Type \*base, uint32\_t regIndex, uint32\_t msg) Writes a message to the TX register.
- void MU\_SendMsg (MU\_Type \*base, uint32\_t regIndex, uint32\_t msg)

Blocks to send a message.

• static uint32\_t MU\_ReceiveMsgNonBlocking (MU\_Type \*base, uint32\_t regIndex)

Reads a message from the RX register.

• uint32\_t MU\_ReceiveMsg (MU\_Type \*base, uint32\_t regIndex)

Blocks to receive a message.

## **MU Flags**

• static void MU\_SetFlagsNonBlocking (MU\_Type \*base, uint32\_t flags)

Sets the 3-bit MU flags reflect on the other MU side.

• void MU\_SetFlags (MU\_Type \*base, uint32\_t flags)

Blocks setting the 3-bit MU flags reflect on the other MU side.

• static uint32\_t MU\_GetFlags (MU\_Type \*base)

Gets the current value of the 3-bit MU flags set by the other side.

## Status and Interrupt.

• static uint32\_t MU\_GetStatusFlags (MU\_Type \*base)

Gets the MU status flags.

• static void MU ClearStatusFlags (MU Type \*base, uint32 t mask)

Clears the specific MU status flags.

• static void MU\_EnableInterrupts (MU\_Type \*base, uint32\_t mask)

Enables the specific MU interrupts.

• static void MU\_DisableInterrupts (MU\_Type \*base, uint32\_t mask)

Disables the specific MU interrupts.

• status t MU TriggerInterrupts (MU Type \*base, uint32 t mask)

Triggers interrupts to the other core.

static void MU\_ClearNmi (MU\_Type \*base)

Clear non-maskable interrupt (NMI) sent by the other core.

## **MU** misc functions

• void MU\_BootCoreB (MU\_Type \*base, mu\_core\_boot\_mode\_t mode)

Boots the core at B side.

• static void MU HoldCoreBReset (MU Type \*base)

Holds the core reset of B side.

• void MU\_BootOtherCore (MU\_Type \*base, mu\_core\_boot\_mode\_t mode)

Boots the other core.

• static void MU\_HoldOtherCoreReset (MU\_Type \*base)

#### MCUXpresso SDK API Reference Manual

## **Enumeration Type Documentation**

Holds the other core reset.

• static void MU\_ResetBothSides (MU\_Type \*base)

Resets the MU for both A side and B side.

• void MU\_HardwareResetOtherCore (MU\_Type \*base, bool waitReset, bool holdReset, mu\_core\_boot\_mode\_t bootMode)

Hardware reset the other core.

- static void MU\_SetClockOnOtherCoreEnable (MU\_Type \*base, bool enable)
  - Enables or disables the clock on the other core.
- static mu\_power\_mode\_t MU\_GetOtherCorePowerMode (MU\_Type \*base) Gets the power mode of the other core.

## 12.3 Macro Definition Documentation

## 12.3.1 #define FSL\_MU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

## 12.4 Enumeration Type Documentation

## 12.4.1 enum \_mu\_status\_flags

### Enumerator

```
kMU_Tx1EmptyFlag TX1 empty.
kMU_Tx2EmptyFlag TX2 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Rx0FullFlag RX0 full.
kMU_Rx1FullFlag RX1 full.
kMU_Rx2FullFlag RX2 full.
kMU_Rx3FullFlag RX3 full.
kMU_GenInt0Flag General purpose interrupt 0 pending.
kMU_GenInt2Flag General purpose interrupt 0 pending.
kMU_GenInt3Flag General purpose interrupt 0 pending.
kMU_EventPendingFlag MU event pending.
kMU_FlagsUpdatingFlag MU flags update is on-going.
```

## 12.4.2 enum \_mu\_interrupt\_enable

#### Enumerator

```
kMU_Tx0EmptyInterruptEnable TX0 empty.
kMU_Tx1EmptyInterruptEnable TX1 empty.
kMU_Tx2EmptyInterruptEnable TX2 empty.
kMU_Tx3EmptyInterruptEnable TX3 empty.
kMU_Rx0FullInterruptEnable RX0 full.
kMU_Rx1FullInterruptEnable RX1 full.
```

#### MCUXpresso SDK API Reference Manual

```
    kMU_Rx2FullInterruptEnable
    kMU_Rx3FullInterruptEnable
    kMU_GenInt0InterruptEnable
    kMU_GenInt1InterruptEnable
    kMU_GenInt2InterruptEnable
    kMU_GenInt3InterruptEnable
    General purpose interrupt 2.
    General purpose interrupt 3.
```

## 12.4.3 enum mu\_interrupt\_trigger

#### Enumerator

```
    kMU_NmiInterruptTrigger NMI interrupt.
    kMU_GenInt0InterruptTrigger General purpose interrupt 0.
    kMU_GenInt1InterruptTrigger General purpose interrupt 1.
    kMU_GenInt2InterruptTrigger General purpose interrupt 2.
    kMU_GenInt3InterruptTrigger General purpose interrupt 3.
```

## 12.5 Function Documentation

## 12.5.1 void MU\_Init ( MU\_Type \* base )

This function enables the MU clock only.

**Parameters** 

base	MU peripheral base address.
------	-----------------------------

## 12.5.2 void MU\_Deinit ( MU\_Type \* base )

This function disables the MU clock only.

**Parameters** 

```
base MU peripheral base address.
```

## 12.5.3 static void MU\_SendMsgNonBlocking ( MU\_Type \* base, uint32\_t regIndex, uint32\_t msg ) [inline], [static]

This function writes a message to the specific TX register. It does not check whether the TX register is empty or not. The upper layer should make sure the TX register is empty before calling this function. This function can be used in ISR for better performance.

#### MCUXpresso SDK API Reference Manual

183

```
* while (!(kMU_Tx0EmptyFlag & MU_GetStatusFlags(base))) { } // Wait for
          TX0 register empty.
* MU_SendMsgNonBlocking(base, OU, MSG_VAL); // Write message to the TX0 register.
*
```

#### **Parameters**

base	MU peripheral base address.
regIndex	TX register index.
msg	Message to send.

## 12.5.4 void MU\_SendMsg ( MU\_Type \* base, uint32\_t regIndex, uint32\_t msg )

This function waits until the TX register is empty and sends the message.

#### **Parameters**

base	MU peripheral base address.
regIndex	TX register index.
msg	Message to send.

## 12.5.5 static uint32\_t MU\_ReceiveMsgNonBlocking ( MU\_Type \* base, uint32\_t regIndex ) [inline], [static]

This function reads a message from the specific RX register. It does not check whether the RX register is full or not. The upper layer should make sure the RX register is full before calling this function. This function can be used in ISR for better performance.

```
* uint32_t msg;
* while (!(kMU_Rx0FullFlag & MU_GetStatusFlags(base)))
* {
* } // Wait for the RX0 register full.
*
* msg = MU_ReceiveMsgNonBlocking(base, 0U); // Read message from RX0 register.
*
```

## **Parameters**

base	MU peripheral base address.
regIndex	TX register index.

#### Returns

The received message.

## uint32\_t MU\_ReceiveMsg ( MU\_Type \* base, uint32\_t regIndex )

This function waits until the RX register is full and receives the message.

#### **Parameters**

base	MU peripheral base address.
regIndex	RX register index.

## Returns

The received message.

#### 12.5.7 static void MU\_SetFlagsNonBlocking ( MU\_Type \* base, uint32\_t flags ) [inline], [static]

This function sets the 3-bit MU flags directly. Every time the 3-bit MU flags are changed, the status flag kMU\_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU\_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. The upper layer should make sure the status flag kMU\_FlagsUpdatingFlag is cleared before calling this function.

```
* while (kMU_FlagsUpdatingFlag & MU_GetStatusFlags(base))
* } // Wait for previous MU flags updating.
* MU_SetFlagsNonBlocking(base, OU); // Set the mU flags.
```

#### **Parameters**

184

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

## 12.5.8 void MU\_SetFlags ( MU\_Type \* base, uint32\_t flags )

This function blocks setting the 3-bit MU flags. Every time the 3-bit MU flags are changed, the status flag kMU\_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU\_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. This function waits for the MU status flag kMU\_FlagsUpdatingFlag cleared and sets the 3-bit MU flags.

### **Parameters**

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

## 12.5.9 static uint32\_t MU\_GetFlags ( MU\_Type \* base ) [inline], [static]

This functions gets the current 3-bit MU flags on the current side.

## Parameters

base	MU peripheral base address.

#### Returns

flags Current value of the 3-bit flags.

## 12.5.10 static uint32\_t MU\_GetStatusFlags ( MU\_Type \* base ) [inline], [static]

This function returns the bit mask of the MU status flags. See \_mu\_status\_flags.

## MCUXpresso SDK API Reference Manual

```
* // The TX1 register is empty. Message can be sent.
* MU_SendMsgNonBlocking(base, 1U, MSG1_VAL);
* }
*
```

#### **Parameters**

base	MU peripheral base address.
------	-----------------------------

## Returns

Bit mask of the MU status flags, see \_mu\_status\_flags.

## 12.5.11 static void MU\_ClearStatusFlags ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function clears the specific MU status flags. The flags to clear should be passed in as bit mask. See \_mu\_status\_flags.

### **Parameters**

mask Bit mask of the MU status flags. See _mu_status_flags. The following flags are cleared by hardware, this function could not clear them.  • kMU_Tx0EmptyFlag  • kMU_Tx1EmptyFlag  • kMU_Tx2EmptyFlag  • kMU_Tx3EmptyFlag  • kMU_Rx0FullFlag  • kMU_Rx1FullFlag  • kMU_Rx2FullFlag  • kMU_Rx3FullFlag  • kMU_ExentPendingFlag	base	MU peripheral base address.
<ul><li> kMU_FlagsUpdatingFlag</li><li> kMU_OtherSideInResetFlag</li></ul>	_	Bit mask of the MU status flags. See _mu_status_flags. The following flags are cleared by hardware, this function could not clear them.  • kMU_Tx0EmptyFlag  • kMU_Tx1EmptyFlag  • kMU_Tx2EmptyFlag  • kMU_Tx3EmptyFlag  • kMU_Rx0FullFlag  • kMU_Rx1FullFlag  • kMU_Rx2FullFlag  • kMU_Rx2FullFlag  • kMU_Rx3FullFlag  • kMU_Rx3FullFlag  • kMU_Rx3FullFlag  • kMU_Fx3FullFlag  • kMU_Fx3FullFlag  • kMU_Fx3FullFlag

MCUXpresso SDK API Reference Manual

## 12.5.12 static void MU\_EnableInterrupts ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function enables the specific MU interrupts. The interrupts to enable should be passed in as bit mask. See \_mu\_interrupt\_enable.

#### **Parameters**

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

## 12.5.13 static void MU\_DisableInterrupts ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function disables the specific MU interrupts. The interrupts to disable should be passed in as bit mask. See \_mu\_interrupt\_enable.

#### **Parameters**

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

## 12.5.14 status\_t MU\_TriggerInterrupts ( MU\_Type \* base, uint32\_t mask )

This function triggers the specific interrupts to the other core. The interrupts to trigger are passed in as bit mask. See \_mu\_interrupt\_trigger. The MU should not trigger an interrupt to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	MU peripheral base address.
mask	Bit mask of the interrupts to trigger. See _mu_interrupt_trigger.

## Return values

kStatus_Success	Interrupts have been triggered successfully.
kStatus_Fail	Previous interrupts have not been accepted.

## 12.5.15 static void MU ClearNmi ( MU Type \* base ) [inline], [static]

This functions clears non-maskable interrupt (NMI) sent by the other core.

### **Parameters**

base	MU peripheral base address.

## 12.5.16 void MU\_BootCoreB ( MU\_Type \* base, mu\_core\_boot\_mode\_t mode )

This function sets the B side core's boot configuration and releases the core from reset.

#### **Parameters**

base	MU peripheral base address.
mode	Core B boot mode.

## Note

Only MU side A can use this function.

## 12.5.17 static void MU\_HoldCoreBReset ( MU\_Type \* base ) [inline], [static]

This function causes the core of B side to be held in reset following any reset event.

#### **Parameters**

base	MU peripheral base address.
------	-----------------------------

Note

Only A side could call this function.

## 12.5.18 void MU\_BootOtherCore ( MU\_Type \* base, mu\_core\_boot\_mode\_t mode )

This function boots the other core with a boot configuration.

#### **Parameters**

base	MU peripheral base address.
mode	The other core boot mode.

#### 

This function causes the other core to be held in reset following any reset event.

**Parameters** 

base	MU peripheral base address.

## 

This function resets the MU for both A side and B side. Before reset, it is recommended to interrupt processor B, because this function may affect the ongoing processor B programs.

Parameters

MCUXpresso SDK API Reference Manual

base	MU peripheral base address.
------	-----------------------------

#### Note

For some platforms, only MU side A could use this function, check reference manual for details.

## 12.5.21 void MU\_HardwareResetOtherCore ( MU\_Type \* base, bool waitReset, bool holdReset, mu\_core\_boot\_mode\_t bootMode )

This function resets the other core, the other core could mask the hardware reset by calling MU\_Mask-HardwareReset. The hardware reset mask feature is only available for some platforms. This function could be used together with MU\_BootOtherCore to control the other core reset workflow.

Example 1: Reset the other core, and no hold reset

```
* MU_HardwareResetOtherCore(MU_A, true, false, bootMode);
```

In this example, the core at MU side B will reset with the specified boot mode.

Example 2: Reset the other core and hold it, then boot the other core later.

```
* // Here the other core enters reset, and the reset is hold
* MU_HardwareResetOtherCore(MU_A, true, true, modeDontCare);
* // Current core boot the other core when necessary.
* MU_BootOtherCore(MU_A, bootMode);
```

#### **Parameters**

base	MU peripheral base address.
waitReset	<ul> <li>Wait the other core enters reset.</li> <li>true: Wait until the other core enters reset, if the other core has masked the hardware reset, then this function will be blocked.</li> <li>false: Don't wait the reset.</li> </ul>

MCUXpresso SDK API Reference Manual

holdReset	<ul> <li>Hold the other core reset or not.</li> <li>true: Hold the other core in reset, this function returns directly when the other core enters reset.</li> <li>false: Don't hold the other core in reset, this function waits until the other core out of reset.</li> </ul>
bootMode	Boot mode of the other core, if holdReset is true, this parameter is useless.

## 12.5.22 static void MU\_SetClockOnOtherCoreEnable ( MU\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the platform clock on the other core when that core enters a stop mode. If disabled, the platform clock for the other core is disabled when it enters stop mode. If enabled, the platform clock keeps running on the other core in stop mode, until this core also enters stop mode.

#### **Parameters**

base	MU peripheral base address.
enable	Enable or disable the clock on the other core.

## 12.5.23 static mu\_power\_mode\_t MU\_GetOtherCorePowerMode ( MU\_Type \* base ) [inline], [static]

This function gets the power mode of the other core.

#### **Parameters**

base	MU peripheral base address.
------	-----------------------------

#### Returns

Power mode of the other core.

## Chapter 13

## **RDC: Resource Domain Controller**

## 13.1 Overview

The MCUXpresso SDK provides a driver for the RDC module of MCUXpresso SDK devices.

The Resource Domain Controller (RDC) provides robust support for the isolation of destination memory mapped locations such as peripherals and memory to a single core, a bus master, or set of cores and bus masters.

The RDC driver should be used together with the RDC\_SEMA42 driver.

## **Data Structures**

```
    struct rdc_hardware_config_t
        RDC hardware configuration. More...
    struct rdc_domain_assignment_t
        Master domain assignment. More...
    struct rdc_periph_access_config_t
        Peripheral domain access permission configuration. More...
    struct rdc_mem_access_config_t
        Memory region domain access control configuration. More...
    struct rdc_mem_status_t
        Memory region access violation status. More...
```

## **Macros**

• #define FSL\_RDC\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) Version 2.0.0.

## **Enumerations**

```
    enum _rdc_interrupts { kRDC_RestoreCompleteInterrupt = RDC_INTCTRL_RCI_EN_MASK } RDC interrupts.
    enum _rdc_flags { kRDC_PowerDownDomainOn = RDC_STAT_PDS_MASK } RDC status.
    enum _rdc_access_policy { kRDC_NoAccess = 0, kRDC_WriteOnly = 1, kRDC_ReadOnly = 2, kRDC_ReadOnly = 2, kRDC_ReadWrite = 3 } Access permission policy.
```

## **Functions**

• void RDC\_Init (RDC\_Type \*base)

#### Overview

Initializes the RDC module.

• void RDC\_Deinit (RDC\_Type \*base)

De-initializes the RDC module.

• static void RDC\_GetHardwareConfig (RDC\_Type \*base, rdc\_hardware\_config\_t \*config)

Gets the RDC hardware configuration.

• static void RDC\_EnableInterrupts (RDC\_Type \*base, uint32\_t mask)

Enable interrupts.

• static void RDC\_DisableInterrupts (RDC\_Type \*base, uint32\_t mask)

Disable interrupts.

• static uint32\_t RDC\_GetInterruptStatus (RDC\_Type \*base)

Get the interrupt pending status.

• static void RDC\_ClearInterruptStatus (RDC\_Type \*base, uint32\_t mask)

Clear interrupt pending status.

• static uint32\_t RDC\_GetStatus (RDC\_Type \*base)

Get RDC status.

• static void RDC\_ClearStatus (RDC\_Type \*base, uint32\_t mask)

Clear RDC status.

• static void RDC\_SetMasterDomainAssignment (RDC\_Type \*base, rdc\_master\_t master, const rdc\_domain\_assignment\_t \*assignment)

Set master domain assignment.

- static void RDC\_GetDefaultMasterDomainAssignment (rdc\_domain\_assignment\_t \*assignment)

  Get default master domain assignment.
- static void RDC\_LockMasterDomainAssignment (RDC\_Type \*base, rdc\_master\_t master)

  Lock master domain assignment.
- void RDC\_SetPeriphAccessConfig (RDC\_Type \*base, const rdc\_periph\_access\_config\_t \*config)

  Set peripheral access policy.
- void RDC\_GetDefaultPeriphAccessConfig (rdc\_periph\_access\_config\_t \*config)

Get default peripheral access policy.

• static void RDC\_LockPeriphAccessConfig (RDC\_Type \*base, rdc\_periph\_t periph)

Lock peripheral access policy configuration.

- void RDC\_SetMemAccessConfig (RDC\_Type \*base, const rdc\_mem\_access\_config\_t \*config)

  Set memory region access policy.
- void RDC GetDefaultMemAccessConfig (rdc mem access config t \*config)

Get default memory region access policy.

static void RDC\_LockMemAccessConfig (RDC\_Type \*base, rdc\_mem\_t mem)

Lock memory access policy configuration.

- static void RDC\_SetMemAccess Valid (RDC\_Type \*base, rdc\_mem\_t mem, bool valid)
- Enable or disable memory access policy configuration.
   void RDC\_GetMemViolationStatus (RDC\_Type \*base, rdc\_mem\_t mem, rdc\_mem\_status\_t \*status)

Get the memory region violation status.

• static void RDC ClearMemViolationFlag (RDC Type \*base, rdc mem t mem)

Clear the memory region violation flag.

• static uint8\_t RDC\_GetCurrentMasterDomainId (RDC\_Type \*base)

Gets the domain ID of the current bus master.

## 13.2 Data Structure Documentation

## 13.2.1 struct rdc\_hardware\_config\_t

## **Data Fields**

- uint32\_t domainNumber: 4 *Number of domains.*
- uint32\_t masterNumber: 8

Number of bus masters.

- uint32\_t periphNumber: 8 Number of peripherals.
- uint32\_t memNumber: 8

Number of memory regions.

#### 13.2.1.0.0.10 Field Documentation

- 13.2.1.0.0.10.1 uint32\_t rdc\_hardware\_config\_t::domainNumber
- 13.2.1.0.0.10.2 uint32\_t rdc\_hardware\_config\_t::masterNumber
- 13.2.1.0.0.10.3 uint32\_t rdc\_hardware\_config\_t::periphNumber
- 13.2.1.0.0.10.4 uint32\_t rdc\_hardware\_config\_t::memNumber

## 13.2.2 struct rdc\_domain\_assignment\_t

## **Data Fields**

- uint32\_t domainId: 2U
  - Domain ID.
- uint32\_t \_\_pad0\_\_: 29U

Reserved.

• uint32\_t lock: 1U

Lock the domain assignment.

#### 13.2.2.0.0.11 Field Documentation

- 13.2.2.0.0.11.1 uint32\_t rdc\_domain\_assignment\_t::domainId
- 13.2.2.0.0.11.2 uint32 t rdc domain assignment t:: pad0
- 13.2.2.0.0.11.3 uint32 t rdc domain assignment t::lock
- 13.2.3 struct rdc periph access config t

## **Data Fields**

rdc\_periph\_t periph

MCUXpresso SDK API Reference Manual

## **Data Structure Documentation**

Peripheral name.

bool lock

Lock the permission until reset.

bool enableSema

Enable semaphore or not, when enabled, master should call RDC\_SEMA42\_Lock to lock the semaphore gate accordingly before access the peripheral.

• uint16\_t policy *Access policy.* 

#### 13.2.3.0.0.12 Field Documentation

```
13.2.3.0.0.12.1 rdc_periph_t rdc_periph_access_config_t::periph
```

13.2.3.0.0.12.2 bool rdc\_periph\_access\_config\_t::lock

13.2.3.0.0.12.3 bool rdc\_periph\_access\_config\_t::enableSema

13.2.3.0.0.12.4 uint16\_t rdc\_periph\_access\_config\_t::policy

## 13.2.4 struct rdc\_mem\_access\_config\_t

Note that when setting the baseAddress and endAddress, should be aligned to the region resolution, see rdc\_mem\_t definitions.

## **Data Fields**

• rdc\_mem\_t mem

Memory region descriptor name.

bool lock

Lock the configuration.

• uint32\_t baseAddress

Start address of the memory region.

• uint32\_t endAddress

End address of the memory region.

uint16\_t policy

Access policy.

197

## 13.2.4.0.0.13 Field Documentation

13.2.4.0.0.13.1 rdc\_mem\_t rdc\_mem\_access\_config\_t::mem

13.2.4.0.0.13.2 bool rdc\_mem\_access\_config\_t::lock

13.2.4.0.0.13.3 uint32\_t rdc\_mem\_access\_config\_t::baseAddress

13.2.4.0.0.13.4 uint32\_t rdc\_mem\_access\_config\_t::endAddress

13.2.4.0.0.13.5 uint16\_t rdc\_mem\_access\_config\_t::policy

13.2.5 struct rdc\_mem\_status\_t

### **Data Fields**

bool has Violation

Violating happens or not.

• uint8 t domainID

Violating Domain ID.

• uint32\_t address

Violating Address.

## 13.2.5.0.0.14 Field Documentation

13.2.5.0.0.14.1 bool rdc\_mem\_status\_t::hasViolation

13.2.5.0.0.14.2 uint8\_t rdc\_mem\_status\_t::domainID

13.2.5.0.0.14.3 uint32\_t rdc\_mem\_status\_t::address

## 13.3 Macro Definition Documentation

13.3.1 #define FSL\_RDC\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

## 13.4 Enumeration Type Documentation

## 13.4.1 enum \_rdc\_interrupts

#### Enumerator

*kRDC\_RestoreCompleteInterrupt* Interrupt generated when the RDC has completed restoring state to a recently re-powered memory regions.

## 13.4.2 enum \_rdc\_flags

Enumerator

**kRDC\_PowerDownDomainOn** Power down domain is ON.

## 13.4.3 enum \_rdc\_access\_policy

Enumerator

kRDC NoAccess Could not read or write.

*kRDC\_WriteOnly* Write only.

*kRDC\_ReadOnly* Read only.

kRDC\_ReadWrite Read and write.

## 13.5 Function Documentation

## 13.5.1 void RDC\_Init ( RDC\_Type \* base )

This function enables the RDC clock.

**Parameters** 

base RDC peripheral base address.

## 13.5.2 void RDC\_Deinit ( RDC\_Type \* base )

This function disables the RDC clock.

**Parameters** 

base RDC peripheral base address.

## 13.5.3 static void RDC\_GetHardwareConfig ( RDC\_Type \* base, rdc\_hardware\_config\_t \* config ) [inline], [static]

This function gets the RDC hardware configurations, including number of bus masters, number of domains, number of memory regions and number of peripherals.

199

#### **Parameters**

base	RDC peripheral base address.
config	Pointer to the structure to get the configuration.

## 13.5.4 static void RDC\_EnableInterrupts ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
mask	Interrupts to enable, it is OR'ed value of enum _rdc_interrupts.

## 13.5.5 static void RDC\_DisableInterrupts ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
mask	Interrupts to disable, it is OR'ed value of enum _rdc_interrupts.

## 13.5.6 static uint32\_t RDC\_GetInterruptStatus ( RDC\_Type \* base ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
------	------------------------------

## Returns

Interrupts pending status, it is OR'ed value of enum <u>\_rdc\_interrupts</u>.

## 13.5.7 static void RDC\_ClearInterruptStatus ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
mask	Status to clear, it is OR'ed value of enum _rdc_interrupts.

## 13.5.8 static uint32\_t RDC\_GetStatus ( RDC\_Type \* base ) [inline], [static]

## Parameters

base	RDC peripheral base address.
------	------------------------------

#### Returns

mask RDC status, it is OR'ed value of enum \_rdc\_flags.

## 13.5.9 static void RDC\_ClearStatus ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

base	RDC peripheral base address.
mask	RDC status to clear, it is OR'ed value of enum _rdc_flags.

# 13.5.10 static void RDC\_SetMasterDomainAssignment ( RDC\_Type \* base, rdc\_master\_t master, const rdc\_domain\_assignment\_t \* assignment ) [inline], [static]

### **Parameters**

base	RDC peripheral base address.
master	Which master to set.

assignment Pointer to	the assignment.	
-----------------------	-----------------	--

## 13.5.11 static void RDC\_GetDefaultMasterDomainAssignment ( rdc\_domain\_assignment\_t \* assignment ) [inline], [static]

The default configuration is:

```
assignment->domainId = 0U;
assignment->lock = 0U;
```

#### **Parameters**

assignment   Pointer to the assignment.
---

## 13.5.12 static void RDC\_LockMasterDomainAssignment ( RDC\_Type \* base, rdc master t master ) [inline], [static]

Once locked, it could not be unlocked until next reset.

#### **Parameters**

base	RDC peripheral base address.
master	Which master to lock.

## 13.5.13 void RDC\_SetPeriphAccessConfig ( RDC\_Type \* base, const rdc\_periph\_access\_config\_t \* config )

#### **Parameters**

base	RDC peripheral base address.
config	Pointer to the policy configuration.

## 13.5.14 void RDC\_GetDefaultPeriphAccessConfig ( rdc\_periph\_access\_config\_t \* config )

The default configuration is:

## MCUXpresso SDK API Reference Manual

#### **Parameters**

config	Pointer to the policy configuration.
--------	--------------------------------------

## 13.5.15 static void RDC\_LockPeriphAccessConfig ( RDC\_Type \* base, rdc periph t periph ) [inline], [static]

Once locked, it could not be unlocked until reset.

#### **Parameters**

base	RDC peripheral base address.
periph	Which peripheral to lock.

## 13.5.16 void RDC\_SetMemAccessConfig ( RDC\_Type \* base, const rdc\_mem\_access\_config\_t \* config )

Note that when setting the baseAddress and endAddress in config, should be aligned to the region resolution, see rdc\_mem\_t definitions.

#### **Parameters**

base	RDC peripheral base address.
config	Pointer to the policy configuration.

## 13.5.17 void RDC\_GetDefaultMemAccessConfig ( rdc\_mem\_access\_config\_t \* config )

The default configuration is:

### MCUXpresso SDK API Reference Manual

203

#### **Parameters**

config	Pointer to the policy configuration.
--------	--------------------------------------

## 13.5.18 static void RDC\_LockMemAccessConfig ( RDC\_Type \* base, rdc\_mem\_t mem ) [inline], [static]

Once locked, it could not be unlocked until reset. After locked, you can only call RDC\_SetMemAccess-Valid to enable the configuration, but can not disable it or change other settings.

#### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to lock.

## 13.5.19 static void RDC\_SetMemAccessValid ( RDC\_Type \* base, rdc\_mem\_t mem, bool valid ) [inline], [static]

### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to operate.
valid	Pass in true to valid, false to invalid.

## 13.5.20 void RDC\_GetMemViolationStatus ( RDC\_Type \* base, rdc\_mem\_t mem, rdc\_mem\_status\_t \* status\_)

The first access violation is captured. Subsequent violations are ignored until the status register is cleared. Contents are cleared upon reading the register. Clearing of contents occurs only when the status is read by the memory region's associated domain ID(s).

#### **Parameters**

base	RDC peripheral base address.

mem	Which memory region to get.
status	The returned status.

## 13.5.21 static void RDC\_ClearMemViolationFlag ( RDC\_Type \* base, rdc\_mem\_t mem ) [inline], [static]

### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to clear.

## 13.5.22 static uint8\_t RDC\_GetCurrentMasterDomainId ( RDC\_Type \* base ) [inline], [static]

This function returns the domain ID of the current bus master.

### **Parameters**

base	RDC peripheral base address.

## Returns

Domain ID of current bus master.

## Chapter 14

## RDC\_SEMA42: Hardware Semaphores Driver

### 14.1 Overview

The MCUXpresso SDK provides a driver for the RDC\_SEMA42 module of MCUXpresso SDK devices.

The RDC\_SEMA42 driver should be used together with RDC driver.

Before using the RDC\_SEMA42, call the RDC\_SEMA42\_Init() function to initialize the module. Note that this function only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either the RDC\_SEMA42\_ResetGate() or RDC\_SEMA42\_ResetAllGates() functions. The function RDC\_SEMA42\_Deinit() deinitializes the RD-C\_SEMA42.

The RDC\_SEMA42 provides two functions to lock the RDC\_SEMA42 gate. The function RDC\_SEMA42\_TryLock() tries to lock the gate. If the gate has been locked by another processor, this function returns an error immediately. The function RDC\_SEMA42\_Lock() is a blocking method, which waits until the gate is free and locks it.

The RDC\_SEMA42\_Unlock() unlocks the RDC\_SEMA42 gate. The gate can only be unlocked by the processor which locked it. If the gate is not locked by the current processor, this function takes no effect. The function RDC\_SEMA42\_GetGateStatus() returns a status whether the gate is unlocked and which processor locks the gate. The function RDC\_SEMA42\_GetLockDomainID() returns the ID of the domain which has locked the gate.

The RDC\_SEMA42 gate can be reset to unlock forcefully. The function RDC\_SEMA42\_ResetGate() resets a specific gate. The function RDC\_SEMA42\_ResetAllGates() resets all gates.

#### **Macros**

- #define RDC SEMA42 GATE NUM RESET ALL (64U)
  - The number to reset all RDC\_SEMA42 gates.
- #define RDC\_SEMA42\_GATEn(base, n) (\*(&((base)->GATE0) + (n)))
  - RDC SEMA42 gate n register address.
- #define RDC\_SEMA42\_GATE\_COUNT (64U)
  - RDC\_SEMA42 gate count.

## **Functions**

- void RDC SEMA42 Init (RDC SEMAPHORE Type \*base)
  - *Initializes the RDC\_SEMA42 module.*
- void RDC\_SEMA42\_Deinit (RDC\_SEMAPHORE\_Type \*base)
  - De-initializes the RDC SEMA42 module.
- status\_t RDC\_SEMA42\_TryLock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId)

*Tries to lock the RDC\_SEMA42 gate.* 

- void RDC\_SEMA42\_Lock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum, uint8\_t master-Index, uint8\_t domainId)
  - Locks the RDC\_SEMA42 gate.
- static void RDC\_SEMA42\_Unlock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum) *Unlocks the RDC\_SEMA42 gate*.
- static int32\_t RDC\_SEMA42\_GetLockMasterIndex (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum)
  - Gets which master has currently locked the gate.
- int32\_t RDC\_SEMA42\_GetLockDomainID (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum) Gets which domain has currently locked the gate.
- status\_t RDC\_SEMA42\_ResetGate (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum)

  Resets the RDC\_SEMA42 gate to an unlocked status.
- static status\_t RDC\_SEMA42\_ResetAllGates (RDC\_SEMAPHORE\_Type \*base) Resets all RDC\_SEMA42 gates to an unlocked status.

### **Driver version**

- #define FSL\_RDC\_SEMA42\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) RDC\_SEMA42 driver version.
- 14.2 Macro Definition Documentation
- 14.2.1 #define RDC\_SEMA42\_GATE\_NUM\_RESET\_ALL (64U)
- 14.2.2 #define RDC\_SEMA42\_GATEn( base, n) (\*(&((base)->GATE0) + (n)))
- 14.2.3 #define RDC SEMA42 GATE COUNT (64U)
- 14.3 Function Documentation
- 14.3.1 void RDC SEMA42 Init ( RDC SEMAPHORE Type \* base )

This function initializes the RDC\_SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either RDC\_SEMA42\_ResetGate or RDC\_SEMA42\_ResetAllGates function.

**Parameters** 

base RDC\_SEMA42 peripheral base address.

## 14.3.2 void RDC SEMA42 Deinit ( RDC SEMAPHORE Type \* base )

This function de-initializes the RDC\_SEMA42 module. It only disables the clock.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

## 14.3.3 status\_t RDC\_SEMA42\_TryLock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId )

This function tries to lock the specific RDC\_SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

### **Parameters**

base	RDC_SEMA42 peripheral base address.	
gateNum	Gate number to lock.	
masterIndex	Current processor master index.	
domainId	Current processor domain ID.	

#### Return values

kStatus_Success	Lock the sema42 gate successfully.
kStatus_Failed	Sema42 gate has been locked by another processor.

## 14.3.4 void RDC\_SEMA42\_Lock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId )

This function locks the specific RDC\_SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

### **Parameters**

base	RDC_SEMA42 peripheral base address.	
gateNum	Gate number to lock.	
masterIndex	Current processor master index.	
domainId	Current processor domain ID.	

## 14.3.5 static void RDC\_SEMA42\_Unlock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function unlocks the specific RDC\_SEMA42 gate. It only writes unlock value to the RDC\_SEMA42 gate register. However, it does not check whether the RDC\_SEMA42 gate is locked by the current processor or not. As a result, if the RDC\_SEMA42 gate is not locked by the current processor, this function has no effect.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to unlock.

## 14.3.6 static int32\_t RDC\_SEMA42\_GetLockMasterIndex ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum ) [inline], [static]

#### **Parameters**

base	RDC_SEMA42 peripheral base address.	
gateNum	Gate number.	

### Returns

Return -1 if the gate is not locked by any master, otherwise return the master index.

## 14.3.7 int32\_t RDC\_SEMA42\_GetLockDomainID ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum )

### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

#### Returns

Return -1 if the gate is not locked by any domain, otherwise return the domain ID.

MCUXpresso SDK API Reference Manual

## 14.3.8 status\_t RDC\_SEMA42\_ResetGate ( RDC\_SEMAPHORE\_Type \* base, uint8 t gateNum )

This function resets a RDC\_SEMA42 gate to an unlocked status.

MCUXpresso SDK API Reference Manual

## **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

## Return values

kStatus_Success	RDC_SEMA42 gate is reset successfully.
kStatus_Failed	Some other reset process is ongoing.

## 14.3.9 static status\_t RDC\_SEMA42\_ResetAllGates ( RDC\_SEMAPHORE\_Type \* base ) [inline], [static]

This function resets all RDC\_SEMA42 gate to an unlocked status.

### **Parameters**

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

## Return values

kStatus_Success	RDC_SEMA42 is reset successfully.
kStatus_RDC_SEMA42 Reseting	Some other reset process is ongoing.

## Chapter 15

## **SAI: Serial Audio Interface**

## 15.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MC-UXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the sai\_handle\_t as the first parameter. Initialize the handle by calling the SAI\_TransferTxCreateHandle() or SAI\_TransferRxCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SAI\_TransferSendNon-Blocking() and SAI\_TransferReceiveNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_SAI\_TxIdle and kStatus\_SAI\_RxIdle status.

## 15.2 Typical use case

## 15.2.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

## 15.2.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

### **Modules**

- SAI DMA Driver
- SAI SDMA Driver
- SAI eDMA Driver

## Typical use case

### **Data Structures**

```
    struct sai_config_t
        SAI user configuration structure. More...
    struct sai_transfer_format_t
        sai transfer format More...
    struct sai_transfer_t
        SAI transfer structure. More...
    struct sai_handle_t
        SAI handle structure. More...
```

## **Macros**

• #define SAI\_XFER\_QUEUE\_SIZE (4)

SAI transfer queue size, user can refine it according to use case.

## **Typedefs**

typedef void(\* sai\_transfer\_callback\_t)(I2S\_Type \*base, sai\_handle\_t \*handle, status\_t status, void \*userData)
 SAI transfer callback prototype.

## **Enumerations**

```
• enum sai status t {
  kStatus_SAI_TxBusy = MAKE_STATUS(kStatusGroup_SAI, 0),
 kStatus_SAI_RxBusy = MAKE_STATUS(kStatusGroup_SAI, 1),
 kStatus_SAI_TxError = MAKE_STATUS(kStatusGroup_SAI, 2),
 kStatus_SAI_RxError = MAKE_STATUS(kStatusGroup_SAI, 3),
 kStatus SAI QueueFull = MAKE STATUS(kStatusGroup SAI, 4),
 kStatus_SAI_TxIdle = MAKE_STATUS(kStatusGroup_SAI, 5),
 kStatus SAI RxIdle = MAKE STATUS(kStatusGroup SAI, 6) }
    SAI return status.
enum sai_protocol_t {
 kSAI_BusLeftJustified = 0x0U,
 kSAI_BusRightJustified,
 kSAI BusI2S,
 kSAI_BusPCMA,
 kSAI BusPCMB }
    Define the SAI bus type.
enum sai_master_slave_t {
 kSAI Master = 0x0U,
 kSAI Slave = 0x1U
    Master or slave mode.
enum sai_mono_stereo_t {
 kSAI Stereo = 0x0U,
 kSAI_MonoRight,
 kSAI_MonoLeft }
```

```
Mono or stereo audio format.
enum sai_sync_mode_t {
  kSAI\_ModeAsync = 0x0U,
 kSAI_ModeSync,
 kSAI ModeSyncWithOtherTx,
 kSAI_ModeSyncWithOtherRx }
    Synchronous or asynchronous mode.
enum sai_mclk_source_t {
 kSAI_MclkSourceSysclk = 0x0U,
 kSAI MclkSourceSelect1,
 kSAI MclkSourceSelect2.
 kSAI_MclkSourceSelect3 }
    Mater clock source.
enum sai_bclk_source_t {
 kSAI_BclkSourceBusclk = 0x0U,
 kSAI_BclkSourceMclkDiv,
 kSAI_BclkSourceOtherSai0,
 kSAI BclkSourceOtherSai1 }
    Bit clock source.
enum _sai_interrupt_enable_t {
 kSAI_WordStartInterruptEnable,
 kSAI_SyncErrorInterruptEnable = I2S_TCSR_SEIE_MASK,
 kSAI FIFOWarningInterruptEnable = I2S TCSR FWIE MASK,
 kSAI_FIFOErrorInterruptEnable = I2S_TCSR_FEIE_MASK,
 kSAI_FIFORequestInterruptEnable = I2S_TCSR_FRIE_MASK }
    The SAI interrupt enable flag.
enum _sai_dma_enable_t {
 kSAI_FIFOWarningDMAEnable = I2S_TCSR_FWDE_MASK,
 kSAI_FIFORequestDMAEnable = I2S_TCSR_FRDE_MASK }
    The DMA request sources.
enum _sai_flags {
  kSAI_WordStartFlag = I2S_TCSR_WSF_MASK,
 kSAI_SyncErrorFlag = I2S_TCSR_SEF_MASK,
 kSAI_FIFOErrorFlag = I2S_TCSR_FEF_MASK,
 kSAI FIFORequestFlag = I2S TCSR FRF MASK,
 kSAI FIFOWarningFlag = I2S TCSR FWF MASK }
    The SAI status flag.
enum sai_reset_type_t {
 kSAI_ResetTypeSoftware = I2S_TCSR_SR_MASK,
 kSAI_ResetTypeFIFO = I2S_TCSR_FR_MASK,
 kSAI_ResetAll = I2S_TCSR_SR_MASK | I2S_TCSR_FR_MASK }
    The reset type.
enum sai_fifo_packing_t {
  kSAI FifoPackingDisabled = 0x0U,
 kSAI FifoPacking8bit = 0x2U,
 kSAI_FifoPacking16bit = 0x3U }
    The SAI packing mode The mode includes 8 bit and 16 bit packing.
```

MCUXpresso SDK API Reference Manual

## Typical use case

```
• enum sai sample rate t {
 kSAI_SampleRate8KHz = 8000U,
 kSAI SampleRate11025Hz = 11025U,
 kSAI_SampleRate12KHz = 12000U,
 kSAI SampleRate16KHz = 16000U,
 kSAI SampleRate22050Hz = 22050U,
 kSAI_SampleRate24KHz = 24000U,
 kSAI_SampleRate32KHz = 32000U,
 kSAI SampleRate44100Hz = 44100U,
 kSAI_SampleRate48KHz = 48000U,
 kSAI_SampleRate96KHz = 96000U }
    Audio sample rate.
enum sai_word_width_t {
 kSAI WordWidth8bits = 8U,
 kSAI WordWidth16bits = 16U,
 kSAI_WordWidth24bits = 24U,
 kSAI WordWidth32bits = 32U }
    Audio word width.
```

### **Driver version**

• #define FSL\_SAI\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 4)) *Version 2.1.4.* 

## Initialization and deinitialization

```
• void SAI_TxInit (I2S_Type *base, const sai_config_t *config)
     Initializes the SAI Tx peripheral.
• void SAI_RxInit (I2S_Type *base, const sai_config_t *config)
     Initializes the the SAI Rx peripheral.
• void SAI_TxGetDefaultConfig (sai_config_t *config)
     Sets the SAI Tx configuration structure to default values.

    void SAI_RxGetDefaultConfig (sai_config_t *config)

     Sets the SAI Rx configuration structure to default values.
• void SAI_Deinit (I2S_Type *base)
     De-initializes the SAI peripheral.
• void SAI_TxReset (I2S_Type *base)
     Resets the SAI Tx.
• void SAI_RxReset (I2S_Type *base)
     Resets the SAI Rx.
• void SAI_TxEnable (I2S_Type *base, bool enable)
     Enables/disables the SAI Tx.
• void SAI_RxEnable (I2S_Type *base, bool enable)
     Enables/disables the SAI Rx.
```

#### **Status**

• static uint32\_t SAI\_TxGetStatusFlag (I2S\_Type \*base) Gets the SAI Tx status flag state.

## MCUXpresso SDK API Reference Manual

- static void SAI\_TxClearStatusFlags (I2S\_Type \*base, uint32\_t mask)

  Clears the SAI Tx status flag state.
- static uint32\_t SAI\_RxGetStatusFlag (I2S\_Type \*base)

  Gets the SAI Tx status flag state.
- static void SAI\_RxClearStatusFlags (I2S\_Type \*base, uint32\_t mask) Clears the SAI Rx status flag state.
- void SAI\_TxSoftwareReset (I2S\_Type \*base, sai\_reset\_type\_t type)

  Do software reset or FIFO reset.
- void SAI\_RxSoftwareReset (I2S\_Type \*base, sai\_reset\_type\_t type)

  Do software reset or FIFO reset.
- void SAI\_TxSetChannelFIFOMask (I2S\_Type \*base, uint8\_t mask) Set the Tx channel FIFO enable mask.
- void SAI\_RxSetChannelFIFOMask (I2S\_Type \*base, uint8\_t mask) Set the Rx channel FIFO enable mask.
- void SAI\_TxSetFIFOPacking (I2S\_Type \*base, sai\_fifo\_packing\_t pack) Set Tx FIFO packing feature.
- void SAI\_RxSetFIFOPacking (I2S\_Type \*base, sai\_fifo\_packing\_t pack) Set Rx FIFO packing feature.
- static void SAI\_TxSetFIFOErrorContinue (I2S\_Type \*base, bool isEnabled)

  Set Tx FIFO error continue.
- static void SAI\_RxSetFIFOErrorContinue (I2S\_Type \*base, bool isEnabled) Set Rx FIFO error continue.

## Interrupts

- static void SAI\_TxEnableInterrupts (I2S\_Type \*base, uint32\_t mask) Enables the SAI Tx interrupt requests.
- static void SAI\_RxEnableInterrupts (I2S\_Type \*base, uint32\_t mask) Enables the SAI Rx interrupt requests.
- static void SAI\_TxDisableInterrupts (I2S\_Type \*base, uint32\_t mask)

  Disables the SAI Tx interrupt requests.
- static void SAI\_RxDisableInterrupts (I2S\_Type \*base, uint32\_t mask)

  Disables the SAI Rx interrupt requests.

## **DMA Control**

- static void SAI\_TxEnableDMA (I2S\_Type \*base, uint32\_t mask, bool enable) Enables/disables the SAI Tx DMA requests.
- static void SAI\_RxEnableDMA (I2S\_Type \*base, uint32\_t mask, bool enable) Enables/disables the SAI Rx DMA requests.
- static uint32\_t SAI\_TxGetDataRegisterAddress (I2S\_Type \*base, uint32\_t channel) Gets the SAI Tx data register address.
- static uint32\_t SAI\_RxGetDataRegisterAddress (I2S\_Type \*base, uint32\_t channel) Gets the SAI Rx data register address.

## **Bus Operations**

• void SAI\_TxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSource-ClockHz, uint32\_t bclkSourceClockHz)

Configures the SAI Tx audio format.

MCUXpresso SDK API Reference Manual

## Typical use case

void SAI\_RxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSource-ClockHz, uint32\_t bclkSourceClockHz)

Configures the SAI Rx audio format.

• void <u>SAI\_WriteBlocking</u> (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)

Sends data using a blocking method.

• static void SAI\_WriteData (I2S\_Type \*base, uint32\_t channel, uint32\_t data) Writes data into SAI FIFO.

• void SAI\_ReadBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)

Receives data using a blocking method.

• static uint32\_t SAI\_ReadData (I2S\_Type \*base, uint32\_t channel) Reads data from the SAI FIFO.

## **Transactional**

• void SAI\_TransferTxCreateHandle (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)

*Initializes the SAI Tx handle.* 

• void SAI\_TransferRxCreateHandle (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)

Initializes the SAI Rx handle.

• status\_t SAI\_TransferTxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

\*\*Configures the SAI Tx audio format.

• status\_t SAI\_TransferRxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

Configures the SAI Rx audio format.

status\_t SAI\_TransferSendNonBlocking (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs an interrupt non-blocking send transfer on SAI.

• status\_t SAI\_TransferReceiveNonBlocking (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs an interrupt non-blocking receive transfer on SAI.

- status\_t SAI\_TransferGetSendCount (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)

  Gets a set byte count.
- status\_t SAI\_TransferGetReceiveCount (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)

  Gets a received byte count.
- void SAI\_TransferAbortSend (I2S\_Type \*base, sai\_handle\_t \*handle)

Aborts the current send.

- void SAI\_TransferAbortReceive (I2S\_Type \*base, sai\_handle\_t \*handle)

  Aborts the the current IRO receive.
- void SAI\_TransferTerminateSend (I2S\_Type \*base, sai\_handle\_t \*handle)

  Terminate all SAI send.
- void SAI\_TransferTerminateReceive (I2S\_Type \*base, sai\_handle\_t \*handle)

  Terminate all SAI receive.
- void SAI\_TransferTxHandleIRQ (I2S\_Type \*base, sai\_handle\_t \*handle)
- Tx interrupt handler.
   void SAI\_TransferRxHandleIRQ (I2S\_Type \*base, sai\_handle\_t \*handle)

  Tx interrupt handler.

## MCUXpresso SDK API Reference Manual

217

## 15.3 Data Structure Documentation

## 15.3.1 struct sai\_config\_t

## **Data Fields**

• sai\_protocol\_t protocol

Audio bus protocol in SAI.

• sai\_sync\_mode\_t syncMode

SAI sync mode, control Tx/Rx clock sync.

• sai\_mclk\_source\_t mclkSource

Master Clock source.

• sai\_bclk\_source\_t bclkSource

Bit Clock source.

sai\_master\_slave\_t masterSlave

Master or slave.

## 15.3.2 struct sai transfer format t

## **Data Fields**

• uint32\_t sampleRate\_Hz

Sample rate of audio data.

• uint32\_t bitWidth

Data length of audio data, usually 8/16/24/32 bits.

• sai\_mono\_stereo\_t stereo

Mono or stereo.

• uint32 t masterClockHz

Master clock frequency in Hz.

uint8\_t watermark

Watermark value.

• uint8 t channel

Data channel used in transfer.

sai\_protocol\_t protocol

Which audio protocol used.

• bool isFrameSyncCompact

True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.

### **Data Structure Documentation**

15.3.2.0.0.15 Field Documentation

15.3.2.0.0.15.1 uint8\_t sai\_transfer\_format\_t::channel

15.3.2.0.0.15.2 bool sai\_transfer\_format\_t::isFrameSyncCompact

15.3.3 struct sai transfer t

### **Data Fields**

• uint8 t \* data

Data start address to transfer.

• size\_t dataSize

Transfer size.

15.3.3.0.0.16 Field Documentation

15.3.3.0.0.16.1 uint8\_t\* sai\_transfer\_t::data

15.3.3.0.0.16.2 size\_t sai\_transfer\_t::dataSize

15.3.4 struct sai handle

#### **Data Fields**

• uint32\_t state

Transfer status.

• sai\_transfer\_callback\_t callback

Callback function called at transfer event.

void \* userĎata

Callback parameter passed to callback function.

• uint8\_t bitWidth

Bit width for transfer, 8/16/24/32 bits.

• uint8\_t channel

Transfer channel.

• sai transfer t saiQueue [SAI XFER QUEUE SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [SAI\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

Index for user to queue transfer.

• volatile uint8\_t queueDriver

*Index for driver to get the transfer data and size.* 

• uint8 t watermark

Watermark value.

## 15.4 Macro Definition Documentation

## 15.4.1 #define SAI\_XFER\_QUEUE\_SIZE (4)

## 15.5 Enumeration Type Documentation

## 15.5.1 enum \_sai\_status\_t

#### Enumerator

kStatus\_SAI\_TxBusy SAI Tx is busy.
kStatus\_SAI\_RxBusy SAI Rx is busy.
kStatus\_SAI\_TxError SAI Tx FIFO error.
kStatus\_SAI\_RxError SAI Rx FIFO error.
kStatus\_SAI\_QueueFull SAI transfer queue is full.
kStatus\_SAI\_TxIdle SAI Tx is idle.
kStatus\_SAI\_RxIdle SAI Rx is idle.

## 15.5.2 enum sai\_protocol\_t

#### Enumerator

kSAI\_BusLeftJustified Uses left justified format.
kSAI\_BusRightJustified Uses right justified format.
kSAI\_BusI2S Uses I2S format.
kSAI\_BusPCMA Uses I2S PCM A format.
kSAI\_BusPCMB Uses I2S PCM B format.

## 15.5.3 enum sai\_master\_slave\_t

#### Enumerator

**kSAI\_Master** Master mode. **kSAI\_Slave** Slave mode.

## 15.5.4 enum sai\_mono\_stereo\_t

#### Enumerator

kSAI\_Stereo Stereo sound.kSAI\_MonoRight Only Right channel have sound.kSAI MonoLeft Only left channel have sound.

## MCUXpresso SDK API Reference Manual

## **Enumeration Type Documentation**

## 15.5.5 enum sai\_sync\_mode\_t

#### Enumerator

```
kSAI_ModeAsync Asynchronous mode.
```

**kSAI\_ModeSync** Synchronous mode (with receiver or transmit)

**kSAI\_ModeSyncWithOtherTx** Synchronous with another SAI transmit.

kSAI\_ModeSyncWithOtherRx Synchronous with another SAI receiver.

## 15.5.6 enum sai\_mclk\_source\_t

#### Enumerator

```
kSAI_MclkSourceSysclk Master clock from the system clock.
```

**kSAI\_MclkSourceSelect1** Master clock from source 1.

**kSAI\_MclkSourceSelect2** Master clock from source 2.

**kSAI\_MclkSourceSelect3** Master clock from source 3.

## 15.5.7 enum sai\_bclk\_source\_t

#### Enumerator

kSAI BclkSourceBusclk Bit clock using bus clock.

kSAI\_BclkSourceMclkDiv Bit clock using master clock divider.

kSAI\_BclkSourceOtherSaiO Bit clock from other SAI device.

kSAI\_BclkSourceOtherSai1 Bit clock from other SAI device.

## 15.5.8 enum \_sai\_interrupt\_enable\_t

#### Enumerator

**kSAI\_WordStartInterruptEnable** Word start flag, means the first word in a frame detected.

**kSAI\_SyncErrorInterruptEnable** Sync error flag, means the sync error is detected.

**kSAI\_FIFOWarningInterruptEnable** FIFO warning flag, means the FIFO is empty.

kSAI\_FIFOErrorInterruptEnable FIFO error flag.

**kSAI\_FIFORequestInterruptEnable** FIFO request, means reached watermark.

## 15.5.9 enum \_sai\_dma\_enable\_t

#### Enumerator

kSAI\_FIFOWarningDMAEnable FIFO warning caused by the DMA request.

#### MCUXpresso SDK API Reference Manual

## **Enumeration Type Documentation**

kSAI\_FIFORequestDMAEnable FIFO request caused by the DMA request.

## 15.5.10 enum \_sai\_flags

#### Enumerator

**kSAI\_WordStartFlag** Word start flag, means the first word in a frame detected.

**kSAI\_SyncErrorFlag** Sync error flag, means the sync error is detected.

kSAI\_FIFOErrorFlag FIFO error flag.

kSAI\_FIFORequestFlag FIFO request flag.

kSAI\_FIFOWarningFlag FIFO warning flag.

## 15.5.11 enum sai\_reset\_type\_t

#### Enumerator

kSAI\_ResetTypeSoftware Software reset, reset the logic state.

**kSAI\_ResetTypeFIFO** FIFO reset, reset the FIFO read and write pointer.

kSAI ResetAll All reset.

## 15.5.12 enum sai\_fifo\_packing\_t

#### Enumerator

kSAI FifoPackingDisabled Packing disabled.

kSAI\_FifoPacking8bit 8 bit packing enabled

kSAI\_FifoPacking16bit 16bit packing enabled

## 15.5.13 enum sai\_sample\_rate\_t

#### Enumerator

**kSAI\_SampleRate8KHz** Sample rate 8000 Hz.

kSAI\_SampleRate11025Hz Sample rate 11025 Hz.

kSAI\_SampleRate12KHz Sample rate 12000 Hz.

kSAI\_SampleRate16KHz Sample rate 16000 Hz.

kSAI\_SampleRate22050Hz Sample rate 22050 Hz.

kSAI\_SampleRate24KHz Sample rate 24000 Hz.

kSAI\_SampleRate32KHz Sample rate 32000 Hz.

*kSAI\_SampleRate44100Hz* Sample rate 44100 Hz.

## MCUXpresso SDK API Reference Manual

**kSAI\_SampleRate48KHz** Sample rate 48000 Hz. **kSAI\_SampleRate96KHz** Sample rate 96000 Hz.

## 15.5.14 enum sai\_word\_width\_t

#### Enumerator

kSAI\_WordWidth8bits Audio data width 8 bits.
kSAI\_WordWidth16bits Audio data width 16 bits.
kSAI\_WordWidth24bits Audio data width 24 bits.
kSAI WordWidth32bits Audio data width 32 bits.

## 15.6 Function Documentation

## 15.6.1 void SAI TxInit ( I2S Type \* base, const sai\_config\_t \* config\_)

Ungates the SAI clock, resets the module, and configures SAI Tx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI\_TxGetDefaultConfig().

#### Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAIM module can cause a hard fault because the clock is not enabled.

#### **Parameters**

base	SAI base pointer
config	SAI configuration structure.

## 15.6.2 void SAI\_RxInit ( I2S\_Type \* base, const sai\_config\_t \* config )

Ungates the SAI clock, resets the module, and configures the SAI Rx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI\_RxGetDefaultConfig().

#### Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAI module can cause a hard fault because the clock is not enabled.

#### **Parameters**

base	SAI base pointer
config	SAI configuration structure.

## 15.6.3 void SAI\_TxGetDefaultConfig ( sai\_config\_t \* config )

This API initializes the configuration structure for use in SAI\_TxConfig(). The initialized structure can remain unchanged in SAI\_TxConfig(), or it can be modified before calling SAI\_TxConfig(). This is an example.

```
sai_config_t config;
SAI_TxGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to master configuration structure

## 15.6.4 void SAI\_RxGetDefaultConfig ( sai\_config\_t \* config )

This API initializes the configuration structure for use in SAI\_RxConfig(). The initialized structure can remain unchanged in SAI\_RxConfig() or it can be modified before calling SAI\_RxConfig(). This is an example.

```
sai_config_t config;
SAI_RxGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to master configuration structure
--------	---

## 15.6.5 void SAI\_Deinit ( I2S\_Type \* base )

This API gates the SAI clock. The SAI module can't operate unless SAI\_TxInit or SAI\_RxInit is called to enable the clock.

MCUXpresso SDK API Reference Manual

### **Parameters**

base	SAI base pointer
------	------------------

## 15.6.6 void SAI\_TxReset ( I2S\_Type \* base )

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

#### **Parameters**

base SAI base pointer
-----------------------

## 15.6.7 void SAI\_RxReset ( I2S\_Type \* base )

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

#### **Parameters**

base	SAI base pointer
------	------------------

## 15.6.8 void SAI\_TxEnable ( I2S\_Type \* base, bool enable )

## Parameters

base	SAI base pointer
enable	True means enable SAI Tx, false means disable.

## 15.6.9 void SAI\_RxEnable ( I2S\_Type \* base, bool enable )

### **Parameters**

base	SAI base pointer

225

enable	True means enable SAI Rx, false means disable.
--------	--

## 15.6.10 static uint32\_t SAI\_TxGetStatusFlag ( I2S\_Type \* base ) [inline], [static]

#### **Parameters**

base	SAI base pointer
------	------------------

### Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

## 15.6.11 static void SAI\_TxClearStatusFlags ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

### **Parameters**

base	SAI base pointer
mask	State mask. It can be a combination of the following source if defined:  • kSAI_WordStartFlag  • kSAI_SyncErrorFlag  • kSAI_FIFOErrorFlag

## 15.6.12 static uint32\_t SAI\_RxGetStatusFlag ( I2S\_Type \* base ) [inline], [static]

### Parameters

base	SAI base pointer

## Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

15.6.13 static void SAI\_RxClearStatusFlags ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

227

#### **Parameters**

base	SAI base pointer
mask	State mask. It can be a combination of the following sources if defined.  • kSAI_WordStartFlag  • kSAI_SyncErrorFlag  • kSAI_FIFOErrorFlag

## 15.6.14 void SAI\_TxSoftwareReset ( I2S\_Type \* base, sai\_reset\_type\_t type )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means claer the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

#### **Parameters**

base	SAI base pointer
type	Reset type, FIFO reset or software reset

## 15.6.15 void SAI\_RxSoftwareReset ( I2S\_Type \* base, sai\_reset\_type\_t type )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means claer the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

#### **Parameters**

base	SAI base pointer
type	Reset type, FIFO reset or software reset

## 15.6.16 void SAI\_TxSetChannelFIFOMask ( I2S\_Type \* base, uint8\_t mask )

#### **Parameters**

base	SAI base pointer
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled,
	3 means both channel 0 and channel 1 enabled.

## 15.6.17 void SAI\_RxSetChannelFIFOMask ( I2S\_Type \* base, uint8\_t mask )

### **Parameters**

base	SAI base pointer
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled,
	3 means both channel 0 and channel 1 enabled.

## 15.6.18 void SAI\_TxSetFIFOPacking ( I2S\_Type \* base, sai\_fifo\_packing\_t pack )

### **Parameters**

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

## 15.6.19 void SAI\_RxSetFIFOPacking ( I2S\_Type \* base, sai\_fifo\_packing\_t pack )

#### **Parameters**

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

## 15.6.20 static void SAI\_TxSetFIFOErrorContinue ( I2S\_Type \* base, bool isEnabled ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occured. If this feature not enabled, SAI will hang and users need to clear FEF flag in TCSR register.

MCUXpresso SDK API Reference Manual

229

#### **Parameters**

base	SAI base pointer.
isEnabled	Is FIFO error continue enabled, true means enable, false means disable.

## 15.6.21 static void SAI\_RxSetFIFOErrorContinue ( I2S\_Type \* base, bool isEnabled ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occured. If this feature not enabled, SAI will hang and users need to clear FEF flag in RCSR register.

### **Parameters**

base	SAI base pointer.	
isEnabled	Is FIFO error continue enabled, true means enable, false means disable.	

## 15.6.22 static void SAI\_TxEnableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

### **Parameters**

base	SAI base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kSAI_WordStartInterruptEnable</li> <li>kSAI_SyncErrorInterruptEnable</li> <li>kSAI_FIFOWarningInterruptEnable</li> <li>kSAI_FIFORequestInterruptEnable</li> <li>kSAI_FIFOErrorInterruptEnable</li> </ul>

## 15.6.23 static void SAI\_RxEnableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

base	SAI base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kSAI_WordStartInterruptEnable</li> <li>kSAI_SyncErrorInterruptEnable</li> <li>kSAI_FIFOWarningInterruptEnable</li> <li>kSAI_FIFORequestInterruptEnable</li> <li>kSAI_FIFOErrorInterruptEnable</li> </ul>

## 15.6.24 static void SAI\_TxDisableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

base	SAI base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>• kSAI_WordStartInterruptEnable</li> <li>• kSAI_SyncErrorInterruptEnable</li> <li>• kSAI_FIFOWarningInterruptEnable</li> <li>• kSAI_FIFORequestInterruptEnable</li> <li>• kSAI_FIFOErrorInterruptEnable</li> </ul>

231

## 15.6.25 static void SAI\_RxDisableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

### **Parameters**

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if de-
	fined.
	<ul> <li>kSAI_WordStartInterruptEnable</li> </ul>
	<ul> <li>kSAI_SyncErrorInterruptEnable</li> </ul>
	<ul> <li>kSAI_FIFOWarningInterruptEnable</li> </ul>
	<ul> <li>kSAI_FIFORequestInterruptEnable</li> </ul>
	• kSAI_FIFOErrorInterruptEnable

## 15.6.26 static void SAI\_TxEnableDMA ( I2S\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

#### **Parameters**

base	SAI base pointer
mask	DMA source The parameter can be combination of the following sources if defined.  • kSAI_FIFOWarningDMAEnable  • kSAI_FIFORequestDMAEnable
enable	True means enable DMA, false means disable DMA.

## 15.6.27 static void SAI\_RxEnableDMA ( I2S\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

### Parameters

base	SAI base pointer
mask	DMA source The parameter can be a combination of the following sources if defined.  • kSAI_FIFOWarningDMAEnable  • kSAI_FIFORequestDMAEnable
enable	True means enable DMA, false means disable DMA.

## 15.6.28 static uint32\_t SAI\_TxGetDataRegisterAddress ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

#### **Parameters**

base	SAI base pointer.
channel	Which data channel used.

#### Returns

data register address.

## 15.6.29 static uint32\_t SAI\_RxGetDataRegisterAddress ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

### **Parameters**

base	SAI base pointer.
channel	Which data channel used.

### Returns

data register address.

## 15.6.30 void SAI\_TxSetFormat ( I2S\_Type \* base, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

## Parameters

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.

bclkSource-	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this
ClockHz	value should equal the masterClockHz.

## 15.6.31 void SAI\_RxSetFormat ( I2S\_Type \* base, sai\_transfer\_format\_t \* format, uint32 t mclkSourceClockHz, uint32 t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

#### **Parameters**

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

## 15.6.32 void SAI\_WriteBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

Note

This function blocks by polling until data is ready to be sent.

### **Parameters**

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

## 15.6.33 static void SAI\_WriteData ( I2S\_Type \* base, uint32\_t channel, uint32\_t data ) [inline], [static]

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
data	Data needs to be written.

## 15.6.34 void SAI\_ReadBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t bitWidth, uint8 t \* buffer, uint32 t size )

Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be read.
size	Bytes to be read.

## 15.6.35 static uint32\_t SAI\_ReadData ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.

#### Returns

Data in SAI FIFO.

## 15.6.36 void SAI\_TransferTxCreateHandle ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_callback\_t callback, void \* userData )

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	SAI base pointer
handle	SAI handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function

## 15.6.37 void SAI\_TransferRxCreateHandle ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_callback\_t callback, void \* userData )

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

#### **Parameters**

base	SAI base pointer.
handle	SAI handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function.

# 15.6.38 status\_t SAI\_TransferTxSetFormat ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

### Parameters

base	SAI base pointer.
handle	SAI handle pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

237

### Returns

Status of this function. Return value is the status\_t.

# 15.6.39 status\_t SAI\_TransferRxSetFormat ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

### **Parameters**

base	SAI base pointer.
handle	SAI handle pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

### Returns

Status of this function. Return value is one of status\_t.

## 15.6.40 status\_t SAI\_TransferSendNonBlocking ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_t \* xfer )

#### Note

This API returns immediately after the transfer initiates. Call the SAI\_TxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_-SAI\_Busy, the transfer is finished.

### Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
xfer	Pointer to the sai_transfer_t structure.

NXP Semiconductors

### Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_TxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

# 15.6.41 status\_t SAI\_TransferReceiveNonBlocking ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_t \* xfer )

### Note

This API returns immediately after the transfer initiates. Call the SAI\_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_-SAI\_Busy, the transfer is finished.

### **Parameters**

base	SAI base pointer
handle	Pointer to the sai_handle_t structure which stores the transfer state.
xfer	Pointer to the sai_transfer_t structure.

### Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_RxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

# 15.6.42 status\_t SAI\_TransferGetSendCount ( I2S\_Type \* base, sai\_handle\_t \* handle, size\_t \* count )

### **Parameters**

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count sent.

## MCUXpresso SDK API Reference Manual

239

### Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is not a non-blocking transaction currently in progress.

## 15.6.43 status\_t SAI\_TransferGetReceiveCount ( I2S\_Type \* base, sai\_handle\_t \* handle, size\_t \* count )

### **Parameters**

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count received.

### Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

## 15.6.44 void SAI\_TransferAbortSend ( I2S\_Type \* base, sai\_handle\_t \* handle )

Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

### Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.

## 15.6.45 void SAI\_TransferAbortReceive ( I2S\_Type \* base, sai\_handle\_t \* handle )

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

NXP Semiconductors

### **Parameters**

base	SAI base pointer
handle	Pointer to the sai_handle_t structure which stores the transfer state.

## 15.6.46 void SAI\_TransferTerminateSend ( I2S\_Type \* base, sai\_handle\_t \* handle )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortSend.

### **Parameters**

base	SAI base pointer.
handle	SAI eDMA handle pointer.

# 15.6.47 void SAI\_TransferTerminateReceive ( I2S\_Type \* base, sai\_handle\_t \* handle )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortReceive.

### **Parameters**

base	SAI base pointer.
handle	SAI eDMA handle pointer.

## 15.6.48 void SAI\_TransferTxHandleIRQ ( I2S\_Type \* base, sai\_handle\_t \* handle )

### **Parameters**

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

## 15.6.49 void SAI\_TransferRxHandleIRQ ( I2S\_Type \* base, sai\_handle\_t \* handle )

## MCUXpresso SDK API Reference Manual

## Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

## SAI DMA Driver

## 15.7 SAI DMA Driver

**SAI eDMA Driver** 

## 15.8 SAI eDMA Driver

**SAI SDMA Driver** 

## 15.9 SAI SDMA Driver

# **Chapter 16 SEMA4: Hardware Semaphores Driver**

### 16.1 Overview

The MCUXpresso SDK provides a driver for the SEMA4 module of MCUXpresso SDK devices.

### **Macros**

• #define SEMA4\_GATE\_NUM\_RESET\_ALL (64U)

The number to reset all SEMA4 gates.

• #define SEMA4\_GATEn(base, n) (\*(&((base)->Gate00) + (n)))

SEMA4 gate n register address.

### **Functions**

• void SEMA4\_Init (SEMA4\_Type \*base)

Initializes the SEMA4 module.

void SEMA4\_Deinit (SEMA4\_Type \*base)

*De-initializes the SEMA4 module.* 

• status\_t SEMA4\_TryLock (SEMA4\_Type \*base, uint8\_t gateNum, uint8\_t procNum)

Tries to lock the SEMA4 gate.

• void SEMA4\_Lock (SEMA4\_Type \*base, uint8\_t gateNum, uint8\_t procNum)

Locks the SEMA4 gate.

• static void SEMA4\_Unlock (SEMA4\_Type \*base, uint8\_t gateNum)

*Unlocks the SEMA4 gate.* 

• static int32\_t SEMA4\_GetLockProc (SEMA4\_Type \*base, uint8\_t gateNum)

Gets the status of the SEMA4 gate.

• status\_t SEMA4\_ResetGate (SEMA4\_Type \*base, uint8\_t gateNum)

Resets the SEMA4 gate to an unlocked status.

• static status\_t SEMA4\_ResetAllGates (SEMA4\_Type \*base)

Resets all SEMA4 gates to an unlocked status.

• static void SEMA4\_EnableGateNotifyInterrupt (SEMA4\_Type \*base, uint8\_t procNum, uint32\_t mask)

*Enable the gate notification interrupt.* 

static void SEMA4\_DisableGateNotifyInterrupt (SEMA4\_Type \*base, uint8\_t procNum, uint32\_t mask)

Disable the gate notification interrupt.

• static uint32\_t SEMA4\_GetGateNotifyStatus (SEMA4\_Type \*base, uint8\_t procNum)

*Get the gate notification flags.* 

• status\_t SEMA4\_ResetGateNotify (SEMA4\_Type \*base, uint8\_t gateNum)

Resets the SEMA4 gate IRQ notification.

• static status\_t SEMA4\_ResetAllGateNotify (SEMA4\_Type \*base)

Resets all SEMA4 gates IRQ notification.

### **Driver version**

• #define FSL\_SEMA4\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) SEMA4 driver version.

### 16.2 Macro Definition Documentation

### 16.2.1 #define SEMA4 GATE NUM RESET ALL (64U)

### 16.3 Function Documentation

### 16.3.1 void SEMA4 Init ( SEMA4 Type \* base )

This function initializes the SEMA4 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either SEMA4\_ResetGate or SEMA4\_ResetAllGates function.

### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

## 16.3.2 void SEMA4\_Deinit ( SEMA4\_Type \* base )

This function de-initializes the SEMA4 module. It only disables the clock.

### **Parameters**

base	SEMA4 peripheral base address.

## 16.3.3 status\_t SEMA4\_TryLock ( SEMA4\_Type \* base, uint8\_t gateNum, uint8\_t procNum )

This function tries to lock the specific SEMA4 gate. If the gate has been locked by another processor, this function returns an error code.

### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

247

gateNum	Gate number to lock.
procNum	Current processor number.

### Return values

kStatus_Success	Lock the sema4 gate successfully.
kStatus_Fail	Sema4 gate has been locked by another processor.

## 16.3.4 void SEMA4\_Lock ( SEMA4\_Type \* base, uint8\_t gateNum, uint8\_t procNum )

This function locks the specific SEMA4 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

### **Parameters**

base	SEMA4 peripheral base address.
gateNum	Gate number to lock.
procNum	Current processor number.

# 16.3.5 static void SEMA4\_Unlock ( SEMA4\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function unlocks the specific SEMA4 gate. It only writes unlock value to the SEMA4 gate register. However, it does not check whether the SEMA4 gate is locked by the current processor or not. As a result, if the SEMA4 gate is not locked by the current processor, this function has no effect.

### **Parameters**

base	SEMA4 peripheral base address.
gateNum	Gate number to unlock.

## 16.3.6 static int32\_t SEMA4\_GetLockProc ( SEMA4\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function checks the lock status of a specific SEMA4 gate.

### **Parameters**

base	SEMA4 peripheral base address.
gateNum	Gate number.

### Returns

Return -1 if the gate is unlocked, otherwise return the processor number which has locked the gate.

## 16.3.7 status\_t SEMA4\_ResetGate ( SEMA4\_Type \* base, uint8\_t gateNum )

This function resets a SEMA4 gate to an unlocked status.

### **Parameters**

base	SEMA4 peripheral base address.
gateNum	Gate number.

### Return values

kStatus_Success	SEMA4 gate is reset successfully.
kStatus_Fail	Some other reset process is ongoing.

# 16.3.8 static status\_t SEMA4\_ResetAllGates ( SEMA4\_Type \* base ) [inline], [static]

This function resets all SEMA4 gate to an unlocked status.

### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

### Return values

kStatus_Succes	SEMA4 is reset successfully.
----------------	------------------------------

## MCUXpresso SDK API Reference Manual

249

kStatus_Fail	Some other reset process is ongoing.
--------------	--------------------------------------

## 16.3.9 static void SEMA4\_EnableGateNotifyInterrupt ( SEMA4\_Type \* base, uint8 t procNum, uint32 t mask ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

#### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate
	1.

## 16.3.10 static void SEMA4\_DisableGateNotifyInterrupt ( SEMA4\_Type \* base, uint8 t procNum, uint32 t mask ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate 1.

## 16.3.11 static uint32\_t SEMA4\_GetGateNotifyStatus ( SEMA4\_Type \* base, uint8\_t procNum ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle. The status flags are cleared automatically when the gate is locked by current core or locked again before the other core.

### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.

### Returns

OR'ed value of the gate index, for example:  $(1 << 0) \mid (1 << 1)$  means gate 0 and gate 1 flags are pending.

## 16.3.12 status\_t SEMA4\_ResetGateNotify ( SEMA4\_Type \* base, uint8\_t gateNum )

This function resets a SEMA4 gate IRQ notification.

### Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number.

### Return values

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

# 16.3.13 static status\_t SEMA4\_ResetAllGateNotify ( SEMA4\_Type \* base ) [inline], [static]

This function resets all SEMA4 gate IRQ notifications.

### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

### Return values

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

## Chapter 17

## TMU: Thermal Management Unit Driver

### 17.1 Overview

The MCUXpresso SDK provides a peripheral driver for the thermal management unit(TMU) module of MCUXpresso SDK devices.

## 17.2 Typical use case

### 17.2.1 Monitor and report Configuration

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/tmu

### **Data Structures**

```
    struct tmu_thresold_config_t
        configuration for TMU thresold. More...
    struct tmu_interrupt_status_t
        TMU interrupt status. More...
    struct tmu_config_t
        Configuration for TMU module. More...
```

### **Macros**

• #define FSL\_TMU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

TMU driver version.

### **Enumerations**

### Typical use case

```
TMU status flags.
• enum tmu_average_low_pass_filter_t {
   kTMU_AverageLowPassFilter1_0 = 0U,
   kTMU_AverageLowPassFilter0_5 = 1U,
   kTMU_AverageLowPassFilter0_25 = 2U,
   kTMU_AverageLowPassFilter0_125 = 3U }
   Average low pass filter setting.
```

### **Functions**

- void TMU\_Init (TMU\_Type \*base, const tmu\_config\_t \*config)

  Enable the access to TMU registers and Initialize TMU module.
- void TMU\_Deinit (TMU\_Type \*base)

De-initialize TMU module and Disable the access to DCDC registers.

• void TMU\_GetDefaultConfig (tmu\_config\_t \*config)

Gets the default configuration for TMU.

• static void TMU\_Enable (TMU\_Type \*base, bool enable)

Enable/Disable the TMU module.

- static void TMU\_EnableInterrupts (TMU\_Type \*base, uint32\_t mask) Enable the TMU interrupts.
- static void TMU\_DisableInterrupts (TMU\_Type \*base, uint32\_t mask)

  Disable the TMU interrupts.
- void TMU\_GetInterruptStatusFlags (TMU\_Type \*base, tmu\_interrupt\_status\_t \*status)
   Get interrupt status flags.
- void TMU\_ClearInterruptStatusFlags (TMU\_Type \*base, uint32\_t mask)

Clear interrupt status flags and corresponding interrupt critical site capture register.

• static uint32\_t TMU\_GetStatusFlags (TMU\_Type \*base)

Get TMU status flags.

• status\_t TMU\_GetHighestTemperature (TMU\_Type \*base, uint32\_t \*temperature)

Get the highest temperature reached for any enabled monitored site within the temperature sensor range.

• status\_t TMU\_GetLowestTemperature (TMU\_Type \*base, uint32\_t \*temperature)

Get the lowest temperature reached for any enabled monitored site within the temperature sensor range.

• status\_t TMU\_GetImmediateTemperature (TMU\_Type \*base, uint32\_t siteIndex, uint32\_t \*t\*temperature)

Get the last immediate temperature at site n.

- status\_t TMU\_GetAverage Temperature (TMU\_Type \*base, uint32\_t siteIndex, uint32\_t \*temperature)

  Get the last average temperature at site n.
- void TMU\_SetHighTemperatureThresold (TMU\_Type \*base, const tmu\_thresold\_config\_t \*config)

  Configure the high temperature thresold value and enable/disable relevant thresold.

### **Variables**

• bool tmu\_thresold\_config\_t::immediateThresoldEnable

Enable high temperature immediate threshold.

• bool tmu\_thresold\_config\_t::AverageThresoldEnable

Enable high temperature average threshold.

• bool tmu\_thresold\_config\_t::AverageCriticalThresoldEnable

Enable high temperature average critical threshold.

### **Data Structure Documentation**

• uint8\_t tmu\_thresold\_config\_t::averageThresoldValue Range:0U-125U.

• uint8\_t tmu\_thresold\_config\_t::averageCriticalThresoldValue

Range:0U-125U.

uint32\_t tmu\_interrupt\_status\_t::interruptDetectMask

The mask of interrupt status flags.

• uint16\_t tmu\_interrupt\_status\_t::immediateInterruptsSiteMask

The mask of the temperature sensor site associated with a detected ITTE event.

• uint16\_t tmu\_interrupt\_status\_t::AverageInterruptsSiteMask

*The mask of the temperature sensor site associated with a detected ATTE event.* 

• uint16\_t tmu\_interrupt\_status\_t::AverageCriticalInterruptsSiteMask

*The mask of the temperature sensor site associated with a detected ATCTE event.* 

uint8\_t tmu\_config\_t::monitorInterval

Temperature monitoring interval in seconds.

uint16\_t tmu\_config\_t::monitorSiteSelection

By setting the select bit for a temperature sensor site, it is enabled and included in all monitoring functions.

tmu\_average\_low\_pass\_filter\_t tmu\_config\_t::averageLPF

The average temperature is calculated as:  $ALPF \times Current\_Temp + (1 - ALPF) \times Average\_Temp$ .

### 17.3 Data Structure Documentation

### 17.3.1 struct tmu\_thresold\_config\_t

### **Data Fields**

• bool immediateThresoldEnable

Enable high temperature immediate threshold.

• bool AverageThresoldEnable

Enable high temperature average threshold.

bool AverageCriticalThresoldEnable

Enable high temperature average critical threshold.

• uint8 t immediateThresoldValue

Range:0U-125U.

• uint8\_t averageThresoldValue

Range:0U-125U.

• uint8\_t averageCriticalThresoldValue

Range:0U-125U.

## 17.3.2 struct tmu\_interrupt\_status\_t

### **Data Fields**

• uint32 t interruptDetectMask

The mask of interrupt status flags.

uint16\_t immediateInterruptsSiteMask

*The mask of the temperature sensor site associated with a detected ITTE event.* 

uint16\_t AverageInterruptsSiteMask

The mask of the temperature sensor site associated with a detected ATTE event.

#### MCUXpresso SDK API Reference Manual

### **Enumeration Type Documentation**

• uint16\_t AverageCriticalInterruptsSiteMask

The mask of the temperature sensor site associated with a detected ATCTE event.

## 17.3.3 struct tmu\_config\_t

### **Data Fields**

- uint8 t monitorInterval
  - *Temperature monitoring interval in seconds.*
- uint16\_t monitorSiteSelection
  - By setting the select bit for a temperature sensor site, it is enabled and included in all monitoring functions.
- tmu\_average\_low\_pass\_filter\_t averageLPF

The average temperature is calculated as:  $ALPF \times Current\_Temp + (1 - ALPF) \times Average\_Temp$ .

### 17.4 Macro Definition Documentation

### 17.4.1 #define FSL\_TMU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

Version 2.0.0.

### 17.5 Enumeration Type Documentation

## 17.5.1 enum \_tmu\_interrupt\_enable

#### Enumerator

- *kTMU\_ImmediateTemperatureInterruptEnable* Immediate temperature threshold exceeded interrupt enable.
- **kTMU\_AverageTemperatureInterruptEnable** Average temperature threshold exceeded interrupt enable.
- *kTMU\_AverageTemperatureCriticalInterruptEnable* Average temperature critical threshold exceeded interrupt enable. >

## 17.5.2 enum \_tmu\_interrupt\_status\_flags

### Enumerator

**kTMU\_ImmediateTemperatureStatusFlags** Immediate temperature threshold exceeded(ITTE).

kTMU\_AverageTemperatureStatusFlags Average temperature threshold exceeded(ATTE).

*kTMU\_AverageTemperatureCriticalStatusFlags* Average temperature critical threshold exceeded. (ATCTE)

## 17.5.3 enum \_tmu\_status\_flags

#### Enumerator

- kTMU\_IntervalExceededStatusFlags Monitoring interval exceeded. The time required to perform measurement of all monitored sites has exceeded the monitoring interval as defined by TMTM-IR.
- *kTMU\_OutOfLowRangeStatusFlags* Out-of-range low temperature measurement detected. A temperature sensor detected a temperature reading below the lowest measurable temperature of 0 °C.
- *kTMU\_OutOfHighRangeStatusFlags* Out-of-range high temperature measurement detected. A temperature sensor detected a temperature reading above the highest measurable temperature of 125 °C.

## 17.5.4 enum tmu\_average\_low\_pass\_filter\_t

### Enumerator

*kTMU\_AverageLowPassFilter1\_0* Average low pass filter = 1.

*kTMU\_AverageLowPassFilter0\_5* Average low pass filter = 0.5.

kTMU\_AverageLowPassFilter0\_25 Average low pass filter = 0.25.

*kTMU\_AverageLowPassFilter0\_125* Average low pass filter = 0.125.

### 17.6 Function Documentation

## 17.6.1 void TMU Init ( TMU Type \* base, const tmu\_config\_t \* config\_)

### **Parameters**

base	TMU peripheral base address.
config	Pointer to configuration structure. Refer to "tmu_config_t" structure.

## 17.6.2 void TMU\_Deinit ( TMU\_Type \* base )

Parameters
------------

base	TMU peripheral base address.
------	------------------------------

## 17.6.3 void TMU\_GetDefaultConfig ( tmu\_config\_t \* config )

This function initializes the user configuration structure to default value. The default value are:

### Example:

```
config->monitorInterval = 0U;
config->monitorSiteSelection = 0U;
config->averageLPF = kTMU_AverageLowPassFilter1_0;
```

#### **Parameters**

config	Pointer to TMU configuration structure.
--------	---

## 17.6.4 static void TMU\_Enable ( TMU\_Type \* base, bool enable ) [inline], [static]

### **Parameters**

base	TMU peripheral base address.
enable	Switcher to enable/disable TMU.

# 17.6.5 static void TMU\_EnableInterrupts ( TMU\_Type \* base, uint32\_t mask ) [inline], [static]

### **Parameters**

bas	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

## 17.6.6 static void TMU\_DisableInterrupts ( TMU\_Type \* base, uint32\_t mask ) [inline], [static]

### MCUXpresso SDK API Reference Manual

### **Parameters**

bas	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

## 17.6.7 void TMU\_GetInterruptStatusFlags ( TMU\_Type \* base, tmu\_interrupt\_status\_t \* status )

### **Parameters**

base	TMU peripheral base address.
	The pointer to interrupt status structure. Record the current interrupt status. Please refer to "tmu_interrupt_status_t" structure.

## 17.6.8 void TMU\_ClearInterruptStatusFlags ( TMU\_Type \* base, uint32\_t mask )

### **Parameters**

base	TMU peripheral base address.
The	mask of interrupt status flags. Refer to "_tmu_interrupt_status_flags" enumeration.

# 17.6.9 static uint32\_t TMU\_GetStatusFlags ( TMU\_Type \* base ) [inline], [static]

### **Parameters**

TMU	peripheral base address.
-----	--------------------------

### Returns

The mask of status flags. Refer to "\_tmu\_status\_flags" enumeration.

# 17.6.10 status\_t TMU\_GetHighestTemperature ( TMU\_Type \* base, uint32\_t \* temperature )

## MCUXpresso SDK API Reference Manual

### **Parameters**

base	TMU peripheral base address.
temperature	Highest temperature recorded in degrees Celsius by any enabled monitored site.

### Returns

Execution status.

### Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid due to no measured temperature within the sensor range of 0-125 °C for an enabled monitored site.

# 17.6.11 status\_t TMU\_GetLowestTemperature ( TMU\_Type \* base, uint32\_t \* temperature )

### **Parameters**

base	TMU peripheral base address.
temperature	Lowest temperature recorded in degrees Celsius by any enabled monitored site.

### Returns

Execution status.

### Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid due to no measured temperature within the sensor range of 0-125 °C for an enabled monitored site.

# 17.6.12 status\_t TMU\_GetImmediateTemperature ( TMU\_Type \* base, uint32\_t siteIndex, uint32\_t \* temperature )

The site must be part of the list of enabled monitored sites as defined by monitorSiteSelection in "tmu\_config\_t" structure.

## MCUXpresso SDK API Reference Manual

261

### **Parameters**

base	TMU peripheral base address.
siteIndex	The index of the site user want to read. 0U: site $0 \sim 15$ U: site $15$ .
temperature	Last immediate temperature reading at site n.

### Returns

Execution status.

### Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid because temperature out of sensor range
	or first measurement still pending.

# 17.6.13 status\_t TMU\_GetAverageTemperature ( TMU\_Type \* base, uint32\_t siteIndex, uint32 t \* temperature )

The site must be part of the list of enabled monitored sites as defined by monitorSiteSelection in "tmu\_config\_t" structure.

### **Parameters**

base	TMU peripheral base address.
siteIndex	The index of the site user want to read. 0U: site $0 \sim 15$ U: site $15$ .
temperature	Last average temperature reading at site n.

### Returns

Execution status.

### Return values

kStatus Success	Temperature reading is valid
kSiaius_Success	Temperature reading is varid.

### Variable Documentation

kStatus_Fail	Temperature reading is not valid because temperature out of sensor range
	or first measurement still pending.

## 17.6.14 void TMU\_SetHighTemperatureThresold ( TMU\_Type \* base, const tmu\_thresold\_config\_t \* config )

### **Parameters**

base	TMU peripheral base address.
config	Pointer to configuration structure. Refer to "tmu_thresold_config_t" structure.

### 17.7 Variable Documentation

### 17.7.1 bool tmu thresold config t::immediateThresoldEnable

### 17.7.2 bool tmu thresold config t::AverageThresoldEnable

### 17.7.3 bool tmu thresold config t::AverageCriticalThresoldEnable

### 17.7.4 uint8\_t tmu\_thresold\_config\_t::immediateThresoldValue

Valid when corresponding thresold is enabled. High temperature immediate threshold value. Determines the current upper temperature threshold, for anyenabled monitored site.

## 17.7.5 uint8\_t tmu\_thresold\_config\_t::averageThresoldValue

Valid when corresponding thresold is enabled. High temperature average threshold value. Determines the average upper temperature threshold, for any enabled monitored site.

## 17.7.6 uint8\_t tmu\_thresold\_config\_t::averageCriticalThresoldValue

Valid when corresponding thresold is enabled. High temperature average critical threshold value. Determines the average upper critical temperature threshold, for any enabled monitored site.

## 17.7.7 uint32\_t tmu\_interrupt\_status\_t::interruptDetectMask

Refer to "\_tmu\_interrupt\_status\_flags" enumeration.

### MCUXpresso SDK API Reference Manual

## 17.7.8 uint16\_t tmu\_interrupt\_status\_t::immediateInterruptsSiteMask

Please refer to "\_tmu\_monitor\_site" enumeration.

### 17.7.9 uint16\_t tmu\_interrupt\_status\_t::AverageInterruptsSiteMask

Please refer to "\_tmu\_monitor\_site" enumeration.

### 17.7.10 uint16\_t tmu\_interrupt\_status\_t::AverageCriticalInterruptsSiteMask

Please refer to "\_tmu\_monitor\_site" enumeration.

### 17.7.11 uint8\_t tmu\_config\_t::monitorInterval

Please refer to specific table in RM.

## 17.7.12 uint16\_t tmu\_config\_t::monitorSiteSelection

If no site is selected, site 0 is monitored by default. Refer to "\_tmu\_monitor\_site" enumeration. Please look up relevant table in reference manual.

## 17.7.13 tmu\_average\_low\_pass\_filter\_t tmu\_config\_t::averageLPF

For proper operation, this field should only change when monitoring is disabled.

**Variable Documentation** 

## Chapter 18

## **WDOG: Watchdog Timer Driver**

### 18.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

## 18.2 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/wdog

### **Data Structures**

```
    struct wdog_work_mode_t
        Defines WDOG work mode. More...
    struct wdog_config_t
        Describes WDOG configuration structure. More...
    struct wdog_test_config_t
        Describes WDOG test mode configuration structure. More...
```

### **Enumerations**

```
enum wdog_clock_source_t {
 kWDOG_LpoClockSource = 0U,
 kWDOG_AlternateClockSource = 1U }
    Describes WDOG clock source.
enum wdog_clock_prescaler_t {
 kWDOG ClockPrescalerDivide1 = 0x0U,
 kWDOG\_ClockPrescalerDivide2 = 0x1U,
 kWDOG\_ClockPrescalerDivide3 = 0x2U,
 kWDOG ClockPrescalerDivide4 = 0x3U,
 kWDOG ClockPrescalerDivide5 = 0x4U,
 kWDOG_ClockPrescalerDivide6 = 0x5U,
 kWDOG\_ClockPrescalerDivide7 = 0x6U,
 kWDOG ClockPrescalerDivide8 = 0x7U }
    Describes the selection of the clock prescaler.
enum wdog_test_mode_t {
 kWDOG_QuickTest = 0U,
 kWDOG ByteTest = 1U }
    Describes WDOG test mode.
enum wdog_tested_byte_t {
 kWDOG_TestByte0 = 0U,
 kWDOG_TestByte1 = 1U,
 kWDOG_TestByte2 = 2U,
```

### Typical use case

```
kWDOG_TestByte3 = 3U }
    Describes WDOG tested byte selection in byte test mode.
• enum _wdog_interrupt_enable_t { kWDOG_InterruptEnable = WDOG_STCTRLH_IRQRSTEN_-
MASK }
    WDOG interrupt configuration structure, default settings all disabled.
• enum _wdog_status_flags_t {
    kWDOG_RunningFlag = WDOG_STCTRLH_WDOGEN_MASK,
    kWDOG_TimeoutFlag = WDOG_STCTRLL_INTFLG_MASK }
    WDOG status flags.
```

## **Driver version**

• #define FSL\_WDOG\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) Defines WDOG driver version 2.0.0.

### Unlock sequence

- #define WDOG\_FIRST\_WORD\_OF\_UNLOCK (0xC520U)
  - First word of unlock sequence.
- #define WDOG\_SECOND\_WORD\_OF\_UNLOCK (0xD928U) Second word of unlock sequence.

## Refresh sequence

- #define WDOG\_FIRST\_WORD\_OF\_REFRESH (0xA602U)
  - First word of refresh sequence.
- #define WDOG\_SECOND\_WORD\_OF\_REFRESH (0xB480U)

Second word of refresh sequence.

### WDOG Initialization and De-initialization

- void WDOG\_GetDefaultConfig (wdog\_config\_t \*config)
- Initializes the WDOG configuration sturcture.
- void WDOG\_Init (WDOG\_Type \*base, const wdog\_config\_t \*config)

  Initializes the WDOG.
- void WDOG\_Deinit (WDOG\_Type \*base)

Shuts down the WDOG.

• void WDOG\_SetTestModeConfig (WDOG\_Type \*base, wdog\_test\_config\_t \*config) Configures the WDOG functional test.

## **WDOG Functional Operation**

- static void WDOG\_Enable (WDOG\_Type \*base)
  - Enables the WDOG module.
- static void WDOG\_Disable (WDOG\_Type \*base)

Disables the WDOG module.

- static void WDOG\_EnableInterrupts (WDOG\_Type \*base, uint32\_t mask) Enables the WDOG interrupt.
- static void WDOG\_DisableInterrupts (WDOG\_Type \*base, uint32\_t mask)

  Disables the WDOG interrupt.

### **Data Structure Documentation**

• uint32\_t WDOG\_GetStatusFlags (WDOG\_Type \*base)

Gets the WDOG all status flags.

• void WDOG\_ClearStatusFlags (WDOG\_Type \*base, uint32\_t mask)

Clears the WDOG flag.

• static void WDOG\_SetTimeoutValue (WDOG\_Type \*base, uint32\_t timeoutCount) Sets the WDOG timeout value.

• static void WDOG\_SetWindowValue (WDOG\_Type \*base, uint32\_t windowValue)

Sets the WDOG window value.

• static void WDOG\_Unlock (WDOG\_Type \*base)

Unlocks the WDOG register written.

• void WDOG\_Refresh (WDOG\_Type \*base)

Refreshes the WDOG timer.

• static uint16 t WDOG GetResetCount (WDOG Type \*base)

Gets the WDOG reset count.

• static void WDOG\_ClearResetCount (WDOG\_Type \*base)

Clears the WDOG reset count.

### 18.3 Data Structure Documentation

## 18.3.1 struct wdog\_work\_mode\_t

### **Data Fields**

bool enableStop

Enables or disables WDOG in stop mode.

• bool enableDebug

Enables or disables WDOG in debug mode.

## 18.3.2 struct wdog config t

### **Data Fields**

bool enableWdog

Enables or disables WDOG.

• wdog\_clock\_source\_t clockSource

Clock source select.

• wdog\_clock\_prescaler\_t prescaler

Clock prescaler value.

wdog\_work\_mode\_t workMode

Configures WDOG work mode in debug stop and wait mode.

• bool enableUpdate

Update write-once register enable.

bool enableInterrupt

Enables or disables WDOG interrupt.

• bool enableWindowMode

Enables or disables WDOG window mode.

uint32\_t windowValue

Window value.

### MCUXpresso SDK API Reference Manual

## **Enumeration Type Documentation**

• uint32\_t timeoutValue Timeout value.

### 18.3.3 struct wdog test config t

### **Data Fields**

- wdog\_test\_mode\_t testMode Selects test mode.
- wdog\_tested\_byte\_t testedByte
  - Selects tested byte in byte test mode.
- uint32\_t timeout Value

Timeout value.

### 18.4 Macro Definition Documentation

18.4.1 #define FSL\_WDOG\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

### 18.5 Enumeration Type Documentation

## 18.5.1 enum wdog\_clock\_source\_t

### Enumerator

kWDOG\_LpoClockSource WDOG clock sourced from LPO.kWDOG\_AlternateClockSource WDOG clock sourced from alternate clock source.

## 18.5.2 enum wdog\_clock\_prescaler\_t

### Enumerator

```
    kWDOG_ClockPrescalerDivide1 Divided by 1.
    kWDOG_ClockPrescalerDivide2 Divided by 2.
    kWDOG_ClockPrescalerDivide3 Divided by 3.
    kWDOG_ClockPrescalerDivide4 Divided by 4.
    kWDOG_ClockPrescalerDivide5 Divided by 5.
    kWDOG_ClockPrescalerDivide7 Divided by 7.
    kWDOG_ClockPrescalerDivide8 Divided by 8.
```

269

## 18.5.3 enum wdog\_test\_mode\_t

### Enumerator

```
kWDOG_QuickTest Selects quick test.kWDOG_ByteTest Selects byte test.
```

## 18.5.4 enum wdog\_tested\_byte\_t

### Enumerator

```
kWDOG_TestByte0 Byte 0 selected in byte test mode.
kWDOG_TestByte1 Byte 1 selected in byte test mode.
kWDOG_TestByte2 Byte 2 selected in byte test mode.
kWDOG_TestByte3 Byte 3 selected in byte test mode.
```

### 18.5.5 enum \_wdog\_interrupt\_enable\_t

This structure contains the settings for all of the WDOG interrupt configurations.

### Enumerator

kWDOG\_InterruptEnable WDOG timeout generates an interrupt before reset.

## 18.5.6 enum \_wdog\_status\_flags\_t

This structure contains the WDOG status flags for use in the WDOG functions.

### Enumerator

```
kWDOG_RunningFlag Running flag, set when WDOG is enabled.kWDOG_TimeoutFlag Interrupt flag, set when an exception occurs.
```

### 18.6 Function Documentation

## 18.6.1 void WDOG\_GetDefaultConfig ( wdog\_config\_t \* config )

This function initializes the WDOG configuration structure to default values. The default values are as follows.

```
* wdogConfig->enableWdog = true;
* wdogConfig->clockSource = kWDOG_LpoClockSource;
* wdogConfig->prescaler = kWDOG_ClockPrescalerDividel;
* wdogConfig->workMode.enableWait = true;
* wdogConfig->workMode.enableStop = false;
* wdogConfig->workMode.enableDebug = false;
* wdogConfig->enableUpdate = true;
* wdogConfig->enableInterrupt = false;
* wdogConfig->enableWindowMode = false;
* wdogConfig->enableWindowMode = false;
* wdogConfig->windowValue = 0;
* wdogConfig->timeoutValue = 0xFFFFU;
*
```

### **Parameters**

config	Pointer to the WDOG configuration structure.
--------	--

See Also

wdog\_config\_t

## 18.6.2 void WDOG\_Init(WDOG\_Type \* *base*, const wdog\_config\_t \* *config* )

This function initializes the WDOG. When called, the WDOG runs according to the configuration. To reconfigure WDOG without forcing a reset first, enable Update must be set to true in the configuration.

This is an example.

```
* wdog_config_t config;

* WDOG_GetDefaultConfig(&config);

* config.timeoutValue = 0x7ffU;

* config.enableUpdate = true;

* WDOG_Init(wdog_base,&config);
```

### **Parameters**

base	WDOG peripheral base address
config	The configuration of WDOG

## 18.6.3 void WDOG\_Deinit ( WDOG\_Type \* base )

This function shuts down the WDOG. Ensure that the WDOG\_STCTRLH.ALLOWUPDATE is 1 which indicates that the register update is enabled.

## 18.6.4 void WDOG\_SetTestModeConfig ( WDOG\_Type \* base, wdog\_test\_config\_t \* config )

This function is used to configure the WDOG functional test. When called, the WDOG goes into test mode and runs according to the configuration. Ensure that the WDOG\_STCTRLH.ALLOWUPDATE is 1 which means that the register update is enabled.

This is an example.

```
* wdog_test_config_t test_config;

* test_config.testMode = kWDOG_QuickTest;

* test_config.timeoutValue = 0xfffffu;

* WDOG_SetTestModeConfig(wdog_base, &test_config);
```

#### **Parameters**

base	WDOG peripheral base address
config	The functional test configuration of WDOG

## 18.6.5 static void WDOG\_Enable ( WDOG\_Type \* base ) [inline], [static]

This function write value into WDOG\_STCTRLH register to enable the WDOG, it is a write-once register, make sure that the WCT window is still open and this register has not been written in this WCT while this function is called.

### **Parameters**

base	WDOG peripheral base address
------	------------------------------

## 18.6.6 static void WDOG Disable ( WDOG Type \* base ) [inline], [static]

This function writes a value into the WDOG\_STCTRLH register to disable the WDOG. It is a write-once register. Ensure that the WCT window is still open and that register has not been written to in this WCT while the function is called.

Parameters

base	WDOG peripheral base address
------	------------------------------

## 18.6.7 static void WDOG\_EnableInterrupts ( WDOG\_Type \* base, uint32\_t mask ) [inline], [static]

This function writes a value into the WDOG\_STCTRLH register to enable the WDOG interrupt. It is a write-once register. Ensure that the WCT window is still open and the register has not been written to in this WCT while the function is called.

### **Parameters**

base	WDOG peripheral base address
mask	The interrupts to enable The parameter can be combination of the following source if defined.  • kWDOG_InterruptEnable

# 18.6.8 static void WDOG\_DisableInterrupts ( WDOG\_Type \* base, uint32\_t mask ) [inline], [static]

This function writes a value into the WDOG\_STCTRLH register to disable the WDOG interrupt. It is a write-once register. Ensure that the WCT window is still open and the register has not been written to in this WCT while the function is called.

### **Parameters**

base	WDOG peripheral base address
mask	The interrupts to disable The parameter can be combination of the following source if defined.  • kWDOG_InterruptEnable

## 18.6.9 uint32\_t WDOG\_GetStatusFlags ( WDOG\_Type \* base )

This function gets all status flags.

This is an example for getting the Running Flag.

```
* uint32_t status;
* status = WDOG_GetStatusFlags (wdog_base) &
    kWDOG_RunningFlag;
```

\*

#### **Parameters**

base	WDOG peripheral base address
------	------------------------------

#### Returns

State of the status flag: asserted (true) or not-asserted (false).

#### See Also

#### \_wdog\_status\_flags\_t

- true: a related status flag has been set.
- false: a related status flag is not set.

## 18.6.10 void WDOG\_ClearStatusFlags ( WDOG\_Type \* base, uint32\_t mask )

This function clears the WDOG status flag.

This is an example for clearing the timeout (interrupt) flag.

```
* WDOG_ClearStatusFlags(wdog_base,kWDOG_TimeoutFlag);
```

#### **Parameters**

base	WDOG peripheral base address	
mask	The status flags to clear. The parameter could be any combination of the following values. kWDOG_TimeoutFlag	

## 18.6.11 static void WDOG\_SetTimeoutValue ( WDOG\_Type \* base, uint32\_t timeoutCount ) [inline], [static]

This function sets the timeout value. It should be ensured that the time-out value for the WDOG is always greater than 2xWCT time + 20 bus clock cycles. This function writes a value into WDOG\_TOVALH and WDOG\_TOVALL registers which are wirte-once. Ensure the WCT window is still open and the two registers have not been written to in this WCT while the function is called.

MCUXpresso SDK API Reference Manual

#### **Parameters**

base	WDOG peripheral base address	
timeoutCount WDOG timeout value; count of WDOG clock tick.		

## 18.6.12 static void WDOG\_SetWindowValue ( WDOG\_Type \* base, uint32\_t windowValue ) [inline], [static]

This function sets the WDOG window value. This function writes a value into WDOG\_WINH and WDOG\_WINL registers which are wirte-once. Ensure the WCT window is still open and the two registers have not been written to in this WCT while the function is called.

#### **Parameters**

base	WDOG peripheral base address	
windowValue	WDOG window value.	

## 18.6.13 static void WDOG\_Unlock ( WDOG\_Type \* base ) [inline], [static]

This function unlocks the WDOG register written. Before starting the unlock sequence and following congfiguration, disable the global interrupts. Otherwise, an interrupt may invalidate the unlocking sequence and the WCT may expire. After the configuration finishes, re-enable the global interrupts.

#### **Parameters**

base	WDOG peripheral base address

## 18.6.14 void WDOG\_Refresh ( WDOG\_Type \* base )

This function feeds the WDOG. This function should be called before the WDOG timer is in timeout. Otherwise, a reset is asserted.

#### **Parameters**

base	WDOG peripheral base address
------	------------------------------

# 18.6.15 static uint16\_t WDOG\_GetResetCount( WDOG\_Type \* base) [inline], [static]

This function gets the WDOG reset count value.

Parameters

base	WDOG peripheral base address
------	------------------------------

#### Returns

WDOG reset count value.

## 18.6.16 static void WDOG\_ClearResetCount( WDOG\_Type \* base) [inline], [static]

This function clears the WDOG reset count value.

Parameters

base	WDOG peripheral base address
------	------------------------------

## Chapter 19 Debug Console

#### 19.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. It is consist of log, str, io. Log layer is used to handle the formatted log, push log to buffer or flush log to IO. STR layer is used to format the printf and scanf log. IO layer is a warpper of various uart peripheral.

## 19.2 Function groups

#### 19.2.1 Initialization

To initialize the debug console, call the DbgConsole\_Init() function with these parameters. This function automatically enables the module and the clock.

```
* @brief Initializes the peripheral used to debug messages.
                     Indicates which address of the peripheral is used to send debug messages.
* @param baseAddr
* @param baudRate
                       The desired baud rate in bits per second.
                     Low level device type for the debug console, can be one of:
 * @param device
                       @arg DEBUG_CONSOLE_DEVICE_TYPE_UART,
                       @arg DEBUG_CONSOLE_DEVICE_TYPE_LPUART,
                       @arg DEBUG_CONSOLE_DEVICE_TYPE_LPSCI,
                       @arg DEBUG_CONSOLE_DEVICE_TYPE_USBCDC.
* @param clkSrcFreq
                       Frequency of peripheral source clock.
                       Whether initialization was successful or not.
* @return
*/
status_t DbgConsole_Init(uint32_t baseAddr, uint32_t baudRate, uint8_t device, uint32_t
     clkSrcFreq)
```

Selects the supported debug console hardware device type, such as

```
DEBUG_CONSOLE_DEVICE_TYPE_NONE
DEBUG_CONSOLE_DEVICE_TYPE_LPSCI
DEBUG_CONSOLE_DEVICE_TYPE_UART
DEBUG_CONSOLE_DEVICE_TYPE_LPUART
DEBUG_CONSOLE_DEVICE_TYPE_USBCDC
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral.

This example shows how to call the DbgConsole\_Init() given the user configuration structure.

MCUXpresso SDK API Reference Manual

## **Function groups**

#### 19.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

• Support a format specifier for PRINTF following this prototype " %[flags][width][.precision][length]specifier", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with 0, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width subspecifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description	
Do not s	Do not support	

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
X	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
0	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
С	Character
s	String of characters
n	Nothing printed

MCUXpresso SDK API Reference Manual

## **Function groups**

• Support a format specifier for SCANF following this prototype " %[\*][width][length]specifier", which is explained below

* Description
---------------

An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description
This specifies the maximum number of characters to be read in the current reading operation.	

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
1	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
11	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
С	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *

## MCUXpresso SDK API Reference Manual

specifier	Qualifying Input	Type of argument
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
0	Octal Integer:	int *
S	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(const char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE
                      /* Select printf, scanf, putchar, getchar of SDK version. */
#define PRINTF
                            DbgConsole_Printf
                             DbgConsole_Scanf
#define SCANF
#define PUTCHAR
                             DbgConsole_Putchar
#define GETCHAR
                             DbgConsole_Getchar
#else
                     /* Select printf, scanf, putchar, getchar of toolchain. */
#define PRINTF
                           printf
#define SCANF
                             scanf
#define PUTCHAR
                             putchar
#define GETCHAR
                             getchar
#endif /* SDK_DEBUGCONSOLE */
```

## 19.3 Typical use case

## Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

MCUXpresso SDK API Reference Manual

#### Typical use case

## Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalents 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: s\n\r %s \n\rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

## Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

## Print out failure messages using MCUXpresso SDK \_\_assert\_func:

#### Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl\_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl\_sbrk.c to your project.

#### **Modules**

Semihosting

#### **Data Structures**

struct io\_state\_t

State structure storing io. More...

#### **Macros**

#define SDK DEBUGCONSOLE 1U

Definition to select sdk or toolchain printf, scanf.

## **Typedefs**

• typedef void(\* notify )(size\_t \*size, bool rx, bool tx)

define a notify callback for IO

• typedef void(\* printfCb )(char \*buf, int32\_t \*indicator, char val, int len)

A function pointer which is used when format printf log.

#### **Functions**

- void IO\_Init (io\_state\_t \*io, uint32\_t baudRate, uint32\_t clkSrcFreq, uint8\_t \*ringBuffer) io init function.
- status\_t IO\_Deinit (void)

Deinit IO.

• status\_t IO\_Transfer (uint8\_t \*ch, size\_t size, bool tx)

io transfer function.

• status\_t IO\_WaitIdle (void)

io wait idle

- status\_t LOG\_Init (uint32\_t baseAddr, uint8\_t device, uint32\_t baudRate, uint32\_t clkSrcFreq)

  Initializes.
- void LOG Deinit (void)

De-Initializes.

int LOG\_Push (uint8\_t \*buf, size\_t size)

log push interface

• int LOG\_ReadLine (uint8\_t \*buf, size\_t size)

log read one line function

• int LOG\_ReadCharacter (uint8\_t \*ch)

log read one character function

• status t LOG WaitIdle (void)

wait log and io idle

• int LOG\_Pop (uint8\_t \*buf, size\_t size)

log pop function

• int StrFormatPrintf (const char \*fmt, va\_list ap, char \*buf, printfCb cb)

This function outputs its parameters according to a formatted string.

• int StrFormatScanf (const char \*line ptr, char \*format, va list args ptr)

Converts an input line of ASCII characters based upon a provided string format.

#### Initialization

• status\_t DbgConsole\_Init (uint32\_t baseAddr, uint32\_t baudRate, uint8\_t device, uint32\_t clkSrc-Freq)

*Initializes the the peripheral used for debug messages.* 

• status t DbgConsole Deinit (void)

De-initializes the peripheral used for debug messages.

• int DbgConsole\_Printf (const char \*fmt\_s,...)

Writes formatted output to the standard output stream.

• int DbgConsole\_Putchar (int ch)

#### MCUXpresso SDK API Reference Manual

Writes a character to stdout.

• int DbgConsole\_Scanf (char \*fmt\_ptr,...)

Reads formatted data from the standard input stream.

• int DbgConsole\_Getchar (void)

Reads a character from standard input.

• status\_t DbgConsole\_Flush (void)

Debug console flush log.

#### 19.4 Data Structure Documentation

#### 19.4.1 struct io\_state\_t

#### **Data Fields**

void \* ioBase

Base of the IP register.

• uint8\_t ioType device type

#### 19.4.1.0.0.17 Field Documentation

19.4.1.0.0.17.1 void\* io\_state\_t::ioBase

#### 19.5 Macro Definition Documentation

#### 19.5.1 #define SDK DEBUGCONSOLE 1U

## 19.6 Typedef Documentation

19.6.1 typedef void(\* notify)(size t \*size, bool rx, bool tx)

#### **Parameters**

size,transfer	data size.
rx,indicate	a rx transfer is success.
tx,indicate	a tx transfer is success.

#### 19.7 Function Documentation

## 19.7.1 status\_t DbgConsole\_Init ( uint32\_t baseAddr, uint32\_t baudRate, uint8\_t device, uint32 t clkSrcFreq )

Call this function to enable debug log messages to be output via the specified peripheral, frequency of peripheral source clock, and base address at the specified baud rate. After this function has returned, stdout and stdin are connected to the selected peripheral.

#### **Parameters**

baseAddr	Indicates the address of the peripheral used to send debug messages.
baudRate	The desired baud rate in bits per second.
device	Low level device type for the debug console, can be one of the following.  • DEBUG_CONSOLE_DEVICE_TYPE_UART,  • DEBUG_CONSOLE_DEVICE_TYPE_LPUART,  • DEBUG_CONSOLE_DEVICE_TYPE_LPSCI,  • DEBUG_CONSOLE_DEVICE_TYPE_USBCDC.
clkSrcFreq	Frequency of peripheral source clock.

#### Returns

Indicates whether initialization was successful or not.

#### Return values

kStatus_Success	Execution successfully
kStatus_Fail	Execution failure
kStatus_InvalidArgument	Invalid argument existed

## 19.7.2 status\_t DbgConsole\_Deinit ( void )

Call this function to disable debug log messages to be output via the specified peripheral base address and at the specified baud rate.

#### Returns

Indicates whether de-initialization was successful or not.

## 19.7.3 int DbgConsole\_Printf ( const char \* fmt\_s, ... )

Call this function to write a formatted output to the standard output stream.

MCUXpresso SDK API Reference Manual

**Parameters** 

fmt\_s Format control string.

#### Returns

Returns the number of characters printed or a negative value if an error occurs.

## 19.7.4 int DbgConsole\_Putchar ( int ch )

Call this function to write a character to stdout.

**Parameters** 

ch Character to be written.

#### Returns

Returns the character written.

## 19.7.5 int DbgConsole\_Scanf ( char \* fmt\_ptr, ... )

Call this function to read formatted data from the standard input stream.

**Parameters** 

fmt\_ptr Format control string.

#### Returns

Returns the number of fields successfully converted and assigned.

## 19.7.6 int DbgConsole\_Getchar (void)

Call this function to read a character from standard input.

#### Returns

Returns the character read.

## 19.7.7 status\_t DbgConsole\_Flush ( void )

Call this function to wait the buffer empty and io idle before. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

#### Returns

Indicates whether wait idle was successful or not.

## 19.7.8 void IO\_Init ( io\_state\_t \* io, uint32\_t baudRate, uint32\_t clkSrcFreq, uint8 t \* ringBuffer )

Call this function to init IO.

#### **Parameters**

io	configuration pointer
baudRate	baud rate
clkSrcFreq	clock freq
ringbuffer	used to receive character

## 19.7.9 status\_t IO\_Deinit (void )

Call this function to Deinit IO.

Returns

deinit status

## 19.7.10 status\_t IO\_Transfer ( uint8\_t \* ch, size\_t size, bool tx )

Call this function to transfer log. Print log:

```
* IO_Transfer(ch, size, true);
*
```

#### Scanf log:

```
* IO_Transfer(ch, size, false);
```

#### **MCUXpresso SDK API Reference Manual**

#### **Parameters**

ch	transfer buffer pointer
size	transfer size
tx	indicate the transfer is TX or RX

## 19.7.11 status\_t IO\_WaitIdle (void)

Call this function to wait the io idle

#### Returns

Indicates whether wait idle was successful or not.

## 19.7.12 status\_t LOG\_Init ( uint32\_t baseAddr, uint8\_t device, uint32\_t baudRate, uint32\_t clkSrcFreq )

Call this function to init the buffer

#### **Parameters**

base-	base address
Addr,device	
device,device	type
baud-	communicate baudrate
Rate, device	
clkSrc-	source clock freq
Freq,device	

#### Returns

Indicates whether initialization was successful or not.

## Return values

kStatus_Success	Execution successfully
kStatus_Fail	Execution failure

## 19.7.13 void LOG\_Deinit (void)

Call this function to deinit the buffer

#### Returns

Indicates whether Deinit was successful or not.

## 19.7.14 int LOG\_Push ( uint8\_t \* buf, size\_t size )

Call this function to print log

#### **Parameters**

fmt,buffer	pointer
size,avaliable	size

#### Returns

indicate the push size

#### Return values

	indicate buffer is full or transfer fail.
size	return the push log size.

## 19.7.15 int LOG\_ReadLine ( uint8\_t \* buf, size\_t size )

Call this function to print log

Parameters

## MCUXpresso SDK API Reference Manual

fmt,buffer	pointer
size,avaliable	size the number of the recieved character

## 19.7.16 int LOG\_ReadCharacter ( uint8\_t \* ch )

Call this function to GETCHAR

**Parameters** 

ch	receive address the number of the recieved character
----	--

## 19.7.17 status\_t LOG\_WaitIdle (void)

Call this function to wait log buffer empty and io idle before enter low power mode.

#### Returns

Indicates whether wait idle was successful or not.

## 19.7.18 int LOG\_Pop ( uint8\_t \* *buf*, size\_t *size* )

Call this function to pop log from buffer.

**Parameters** 

buf	buffer address to pop
size	log size to pop

#### Returns

pop log size.

## 19.7.19 int StrFormatPrintf (const char \* fmt, va list ap, char \* buf, printfCb cb)

Note

I/O is performed by calling given function pointer using following (\*func\_ptr)(c);

## MCUXpresso SDK API Reference Manual

#### Parameters

in	fmt_ptr	Format string for printf.
in	args_ptr	Arguments to printf.
in	buf	pointer to the buffer
	cb	print callbck function pointer

#### Returns

Number of characters to be print

## 19.7.20 int StrFormatScanf ( const char \* line\_ptr, char \* format, va\_list args\_ptr )

#### Parameters

in	line_ptr	The input line of ASCII data.
in	format	Format first points to the format string.
in	args_ptr	The list of parameters.

#### Returns

Number of input items converted and assigned.

#### Return values

IO_EOF	When line_ptr is empty string "".

#### **Semihosting**

## 19.8 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as printf() and scanf(), to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

### 19.8.1 Guide Semihosting for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging.

#### Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
- 2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
- 3. The project is now ready to be built.

#### Step 2: Building the project

- 1. Compile and link the project by choosing Project>Make or F7.
- 2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

#### Step 3: Starting semihosting

- 1. Choose "Semihosting\_IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
- 2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
- 3. Start the project by choosing Project>Download and Debug.
- 4. Choose View>Terminal I/O to display the output from the I/O operations.

## 19.8.2 Guide Semihosting for Keil µVision

**NOTE:** Keil supports Semihosting only for Cortex-M3/Cortex-M4 cores.

#### Step 1: Prepare code

Remove function fputc and fgetc is used to support KEIL in "fsl\_debug\_console.c" and add the following code to project.

293

```
struct __FILE
   int handle;
FILE __stdout;
FILE __stdin;
int fputc(int ch, FILE *f)
    return (ITM_SendChar(ch));
int fgetc(FILE *f)
{ /* blocking */
   while (ITM_CheckChar() != 1)
    return (ITM_ReceiveChar());
int ferror(FILE *f)
    /* Your implementation of ferror */
    return EOF;
void _ttywrch(int ch)
    ITM_SendChar(ch);
void _sys_exit(int return_code)
label:
   goto label; /* endless loop */
```

#### Step 2: Setting up the environment

- 1. In menu bar, choose Project>Options for target or using Alt+F7 or click.
- 2. Select "Target" tab and not select "Use MicroLIB".
- 3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
- 4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click OK.

#### Step 3: Building the project

1. Compile and link the project by choosing Project>Build Target or using F7.

## Step 4: Building the project

- 1. Choose "Debug" on menu bar or Ctrl F5.
- 2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
- 3. Run line by line to see result in Console Window.

#### **Semihosting**

### 19.8.3 Guide Semihosting for KDS

**NOTE:** After the setting use "printf" for debugging.

#### Step 1: Setting up the environment

- 1. In menu bar, choose Project>Properties>C/C++ Build>Settings>Tool Settings.
- 2. Select "Libraries" on "Cross ARM C Linker" and delete "nosys".
- 3. Select "Miscellaneous" on "Cross ARM C Linker", add "-specs=rdimon.specs" to "Other link flages" and tick "Use newlib-nano", and click OK.

#### Step 2: Building the project

1. In menu bar, choose Project>Build Project.

#### Step 3: Starting semihosting

- 1. In Debug configurations, choose "Startup" tab, tick "Enable semihosting and Telnet". Press "Apply" and "Debug".
- 2. After clicking Debug, the Window is displayed same as below. Run line by line to see the result in the Console Window.

#### 19.8.4 Guide Semihosting for MCUX

#### Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Properties. select the setting category.
- 2. Select Tool Settings, unfold MCU C Compile.
- 3. Select Preprocessor item.
- 4. Set SDK\_DEBUGCONSOLE=0, if set SDK\_DEBUGCONSOLE=1, the log will be redirect to the UART.

#### Step 2: Building the project

1. Compile and link the project.

### Step 3: Starting semihosting

- 1. Download and debug the project.
- 2. When the project runs successfully, the result can be seen in the Console window.

Semihosting can also be selected through the "Quick settings" menu in the left bottom window, Quick settings->SDK Debug Console->Semihost console.

### 19.8.5 Guide Semihosting for ARMGCC

#### Step 1: Setting up the environment

- 1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
- 2. Turn on "PuTTY". Set up as follows.
  - "Host Name (or IP address)" : localhost
  - "Port":2333
  - "Connection type" : Telet.
  - Click "Open".
- 3. Increase "Heap/Stack" for GCC to 0x2000:

#### Add to "CMakeLists.txt"

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}} --defsym=__stack_size__=0x2000")
```

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -- defsym=\_\_stack\_size\_\_=0x2000")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -- defsym=\_\_heap\_size\_\_=0x2000")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE}} --defsym=\_\_heap\_size\_\_=0x2000")

#### Step 2: Building the project

1. Change "CMakeLists.txt":

**Change** "SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE} -specs=nano.specs")"

to "SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_R-ELEASE} -specs=rdimon.specs")"

#### Replace paragraph

- SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-
- G} -fno-common")
- SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-
- G} -ffunction-sections")
- SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-
- G} -fdata-sections")
- SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-
- G} -ffreestanding")
- SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-
- G} -fno-builtin")
- SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-
- G} -mthumb")
- SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -mapcs")

#### MCUXpresso SDK API Reference Manual

#### **Semihosting**

```
SET(CMAKE EXE LINKER FLAGS DEBUG
                                     "${CMAKE EXE LINKER FLAGS DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG
                                     "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} --gc-sections")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG
                                     "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG
                                     "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -static")
SET(CMAKE EXE LINKER FLAGS DEBUG
                                     "${CMAKE EXE LINKER FLAGS DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG
                                     "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -z")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG
                                     "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} -Xlinker")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG
                                     "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} muldefs")
To
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG
                                     "${CMAKE_EXE_LINKER_FLAGS_DEBU-
G} --specs=rdimon.specs ")
Remove
```

target\_link\_libraries(semihosting\_ARMGCC.elf debug nosys)

2. Run "build\_debug.bat" to build project

#### Step 3: Starting semihosting

(a) Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\twrk64f120m\driver_examples\semihosting\armgcc\debug
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor req pc = (0x00000004)
monitor reg sp = (0x00000000)
```

(b) After the setting, press "enter". The PuTTY window now shows the printf() output.

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, the Freescale logo, Kinetis, Processor Expert are trademarks of NXP B.V. Tower is a trademark of NXP. All other product or service names are the property of their respective owners. Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2017 NXP B.V.

Document Number: MCUXSDKIMX8MQAPIRM Rev. B

Dec 2017



