## Birla Institute of Technology and Science, Pilani

Work Integrated Learning Programmes Division M. Tech. (Data Science and Engineering) First Semester 2018 - 2019 Comprehensive Examination (Makeup)

Number of questions: 05

Number of Pages: 04

Course Number : DSEABZG516/ DSEAHZG516/ DSEADZG516

Course Title : Computer Organization & Software Systems

Type of Exam : Open Book

Weightage : 40 %

Duration : 150 minutes

Date of Exam : 7/4/2019 Session: FN

## **Instruction:**

Start each answer from a fresh page.

All parts of a question should be answered consecutively.

Assume missing data if any.

Q1	An	nswer the following.										
	A	1 ' ' '										
		the same instruction set. There are three classes of instructions (A, B,										
		and C) in the instruction set. M1 has a clock rate of 6 GHz and M2 has										
		a clock rate of 3 GHz. Compiler "C1" is designed using an available instruction set. C1 instruction usage and the CPI for each instruction										
		class on M1 and M2 is given in the following table:										
		Class CPI on M1 CPI on M2 C1 Usage										
			A	2	1	40%						
			В	3	2	40%						
			С	5	2	20%						
		i. For C1 compiler, what is the average CPI of M1 and M2?										
		ii. Using C1 compiler on both M1 and M2, how much faster is M1										
		than M2?										
	В	State whether the following statements are <b>True</b> or <b>False</b> with proper										
		justification. Answers without proper justification will not be given any										
		marks.										
		i. DMA to main memory is given higher priority than CPU access										
		to main memory.										
		ii.			rence suggests							
	~	Recently Used) replacement policy for cache memory.  A byte addressable computer has on-chip data cache with eight lines										
	C											
		(L0 to L7). Each cache line is capable of storing 4 bytes. The mapping										
		function used is direct mapped. The following address sequence is										
		generated by the CPU (hex notation) during the program execution: 212, 215, 236, 231, 2F5										
					v blook numb	or and line nu	mbor to					
		i. Identify the main memory block number and line number to which each address corresponds to.										
			winch each	address corre	esponas to.							

		Assuming that memory location 100 contains the value 35H, the memory location 200 contains the value A4H, R0 contains 10H								
		<ul><li>and R1 contains 5H, what could be the final result?</li><li>ii. If the same program is passed through simple 6 stage instruction</li></ul>								
		pipeline containing FI, DI, CO, FO, EI, and WO stages, what								
		could be the final result?								
		iii. What is the speedup factor of the pipeline if the processor clock								
		frequency is 1 MHz?								
	<b>B</b> A computer has 32-bit instructions and 12-bit addresses. Opcode field									
		the instruction has fixed number of bits.  i. There are 245 two address instructions. How many one address instructions can be formulated?								
		instructions can be formulated?  ii. Draw instruction format for one address instruction and two								
		address instruction.								
	C	The figure shows the CPU with internal bus. Assume that propagation								
		delay along the bus and through the ALU are 20 ns and 100 ns,								
		respectively. The time required for a register to copy data from the bus is 10 ns. What is the time that must be allowed for i. transferring data from one register to another? ii. incrementing the program counter?								
		AL AL MA PRODUCTION								
		Control unit IR  MBR  ALU  ALU  ALU								
		Control unit of the property o								
		Control unit of the control of the c								
Q3	An	Internal CPU bus	8M 3M							

		Process P0			Process P1	Pro	cess P2				
		While(true){     wait(S0);		V	Wait(S1); signal (S0);		it(S2);				
							nal (S0);				
		pı	rint '0';								
		si	gnal(S1):	;							
		signal (S2);									
		}									
		i. Assuming that the processes are scheduled as follows: P1, P2, P0, P0, P2, P0									
			How many times will process P0 print '0'?								
			-		-	•	, at the end o	of			
					equence?						
	В	Consider	an opera	ting syste	em that us	es a pre	emptive, pri	ority based	5M		
		scheduling algorithm. The priorities, arrival times, and CPU and I/O burst									
		times (CPI		me is und		four pro	ocesses are g	iven below.			
		Process	Arrival	Priority	CPU – I/0	Finish	Turnaround	Waiting			
		A	time 0	4	Burst 4+2+1	time	Time	Time			
		B	3	2	3+2+4						
		С	5	1	<u>2</u> +3+ <u>3</u>						
		D	8	3	<u>2</u> +4+ <u>3</u>						
		Lower numbers denote higher priorities. Assume that all I/O requests are									
		for different devices. Note: Order of preference for process insertion at the ready queue in case of a tie: job queue process (newly arriving									
		process, process that completed I/O, preempted process).									
		<ul><li>i. Draw the Gantt chart for the processes</li><li>ii. Compute finish time, turnaround time and waiting time. Present</li></ul>									
							nd waiting ti	me. Present			
0.4		J			nat shown a	bove.			8M		
Q4		Answer the following.  Consider the following sequence of addresses (represented in decimal):									
	A				ce of address 3500, 1024,	` •	sented in decii	11a1):	2M		
							annasantina na				
	D	Assume 500 byte page. Find out the reference string representing page number <b>B</b> Following is the snapshot of the memory using Buddy system after									
	В	_		-		y using E	suaay systen	ı arter	3M		
		allocating processes A, B and C.									
		Δ (624 R)			B(1025B)	C	BKB)				
		A(624 B) 1KB	1KB		2KB		4KB	4KB			
		1	,	ı		ı	1	,			
		Show the memory allocation of each of the following (provide a									
		diagram for each step).									
		Free (B) Allocate (D : 3KB) Allocate (E : 512 B) Allocate (F: 1KB)									
	C		•				-bit physical	address and	3M		
				•	swer the fol e there in v	_	•				

				<u> </u>		1			1	0			
		ii. How many frames are there in physical memory?											
		iii. Consider a page table with the entries[2, 5, 1, 8]. What is the											
		physical address for virtual address 241? Note that the address											
		is in decimal number system.											
Q5		8										8M	
	A											<b>2M</b>	
		There are four resources (R1, R2, R3, R4) each having single instance.											
		Following is the snapshot of current allocation/request.											
		1. P1 is using R3											
		2. P1 is requesting for R1 and R2											
		3. P2 is using R1											
		4. P2 is requesting for R4											
		5. P3 is using R4											
		6. P3 is requesting for R3											
		Model this state of the system using proper data structure and check whether deadlock is there in the system or not.											
	P								<b>T</b>	1	:41-		23.4
	В	State wheth											<b>2M</b>
		justification	ı. Ans	swers	without p	prope	r justi	ncati	ion will n	ot be	given	any	
		marks.				22 1-	1	1	. 11		1 -	22	
			•		nsists of a								
					dress spac		_		_		led by	/ the	
					me as the cess meth								
	C	Consider th	_									20 to	4M
	C								•	-		0 10	4111
		P3 and 3 resource types A (5 Instances), B (3Instances), and C (8											
		Instances).											
			ALI	LOC	ATION		RE	QUE	ST	$\mathbf{AV}$	AILA	BLE	
		Process	A	В	C		A	В	C	A	В	C	
		P0	1	0	2		0	0	1	0	0	0	
		P1	2	1	1		1	0	2				
		P2	1	0	3		0	0	0				
		P3	1	2	2		3	3	0				
		Answer the following questions with reference to Deadlock Detection											
		Algorithm.											
		i. Check whether the system is in deadlock or not.											
		ii. If the system is in safe state, then give safe sequence or else											
		provide the process no(s) which is causing the deadlock.											
J													