

An Asynchronous CMOS Current Readout With 124-dB Dynamic Range for Bioluminescence Sensing

Muhammad Asfandiyar Awan^{1b}, Khalil Ahmad^{1b}, Amine Bermak^{1b}, Kabir H. Biswas^{1b},
and Bo Wang^{1b}, *Senior Member, IEEE*

Abstract—This letter presents a photocurrent readout for bioluminescence detection. The design incorporates an asynchronous architecture employing a proposed capacitive feedback transimpedance amplifier (C-TIA) with a self-timed reset network and an all-digital reconfigurable time-domain quantization scheme. It eliminates the need for a periodic reset signal required in conventional C-TIAs and offers a wide dynamic range (DR) of 124 dB, a nonlinearity of 1.7%, and a 1-pA rms input-referred noise while drawing only 210 μ A from a 1.8-V supply. Fabricated in a standard 180-nm CMOS technology, it occupies an area of 0.16 mm². This design aims to facilitate in vitro NanoLuc (NLuc) luciferase-based bioluminescence sensing for biomolecule quantification at room temperature, with preliminary biological testing presented in this letter.

Index Terms—Bioluminescence sensing, current readout, high dynamic range, low noise.

I. INTRODUCTION

There is a pressing need to revolutionize the healthcare industry by facilitating the development of robust, low-cost, and integrated diagnostic technologies, and integrating a CMOS chip into diagnostic devices is promising in achieving this goal. By offering high sensitivity and great specificity, affinity-based bioluminescence detection is the most widely used and highly effective approach in diagnostics [1]. This work focuses on developing a current readout interface for NanoLuc (NLuc) luciferase-based bioluminescence sensing to quantify biomolecules and to detect pathogens, proteins, and DNA sequences [2]. In such applications, luciferase enzyme-based reactions exhibit a photoemission rate ranging from 10⁴ photon/s to 10 × 10⁸ photon/s, mandating a readout above 100-dB dynamic range (DR). Meanwhile, due to the exponential decay property of bioluminescence, a high-speed readout (e.g., μ s~ms) is required at high intensity to capture its transient details, while a low noise (e.g., pA-level) readout is desired to sense the bioluminescence strength at the plateau [3], [4].

A typical current readout includes a transimpedance amplifier (TIA) with resistive or capacitive feedback [5], [6], [8], [9], followed by an analog-to-digital converter. However, few designs have achieved a pA-level resolution while maintaining a wide DR. Marefat et al. [11] presented a light-to-digital converter using an active integrator that achieves a DR of 108 dB while employing an explicit DAC and an integrated digital signal processing unit for DR extension. Lin et al. [12] achieved 119-dB DR using a capacitive feedback TIA (C-TIA), where its minimum detectable current is 200 pA limited




Fig. 1. Block diagram of the proposed current readout.

by the noise from its dc servo loop and the 7-bit I-DAC in its feedback. In [13], an even larger DR up to 160 dB is achieved with an asynchronous current-mode $\Sigma\Delta$ ADC readout, but requiring an off-chip predictive DAC along with an expensive fifth-order polynomial calibration for DR extension and linearity correction, respectively, making it both area- and power-hungry. This design breaks the DR, noise, and power consumption tradeoff with an asynchronous architecture comprising a self-reset C-TIA to accommodate a wide input range while maintaining the linearity and adopting a time-domain comparator for noise and offset averaging. This readout is particularly suitable for bioluminescence readouts with different speed requirements at different signal strengths.

II. SYSTEM ARCHITECTURE

The proposed differential asynchronous current readout is shown in Fig. 1. It consists of a C-TIA with an asynchronous flip switch at the input, two reconfigurable time-domain all-digital comparators, and a digital counter. Outputs of the two comparators are XOR-ed to generate the required control of the asynchronous C-TIA input/output flip switch. A differential readout was implemented mainly to mitigate common mode noise, ensure balanced sensor impedance at differential inputs, and extend the DR by 6 dB compared to a single-ended one [7]. Furthermore, the photodiode is configured in the photovoltaic mode of operation, eliminating the need for a voltage biasing [7], [8]. The following will present the proposed system operation, highlighting the merits of the asynchronous architecture.

A. Photocurrent to Frequency Conversion

Conventional C-TIA with periodic reset can integrate the input current I_s if it is within the maximum input range $I_{s,max}$. As demonstrated in Fig. 2(a), if I_s exceeds $I_{s,max}$, the integrator will saturate and the C-TIA cannot operate until the next reset occurs, which is addressed in the proposed design. As shown in Fig. 2(b), a reset is applied before each conversion, and the differential C-TIA output V_{out} is set to zero. Subsequently, the C-TIA integrates the

Manuscript received 8 March 2024; revised 11 May 2024 and 9 July 2024; accepted 30 July 2024. Date of publication 2 August 2024; date of current version 15 August 2024. This work was supported in part by the HBKU Thematic Fund under Grant VPR-TG01-007, and in part by the Qatar National Research Fund under Grant NPRP13S-0122-200135. This article was approved by Associate Editor Li Geng. (Corresponding author: Bo Wang.)

Muhammad Asfandiyar Awan, Khalil Ahmad, Amine Bermak, and Bo Wang are with the College of Science and Engineering, Hamad Bin Khalifa University, Doha, Qatar (e-mail: bwang@hbku.edu.qa).

Kabir H. Biswas is with the College of Health and Life Sciences, Hamad Bin Khalifa University, Doha, Qatar.

Digital Object Identifier 10.1109/LSSC.2024.3437771




Fig. 2. (a) Waveform of a conventional C-TIA with periodic reset. (b) Simplified timing diagram of the proposed current readout. C-TIA with asynchronous flip switch folds V_{out} by charging and discharging C_{int} alternatively in (c) and (d), respectively.

input I_s . Its output V_{out} is bounded within a predefined voltage window V_{win} by the two time-domain comparators. As a result, V_{out} undergoes asynchronous folding, resulting in current-to-frequency (I-to-F) conversion. The polarity of I_s , as controlled by ϕ_{flip} , is flipped asynchronously at a speed of $I_s/(2 \cdot V_{win} \cdot C_{int})$, which is proportional to the magnitude of I_s . With this, the C-TIA will continue to integrate I_s by charging [Fig. 2(c)] or discharging [Fig. 2(d)] C_{int} according to the polarity of the input, without experiencing the saturation issue as in a conventional C-TIA.

B. Improved Dynamic Range

Implementing the asynchronous flip switch at the input of the C-TIA will eliminate the need for a periodic reset switch required in the feedback of a conventional C-TIA. Therefore, it can achieve continuous-time operation with a higher DR than conventional C-TIAs and can handle large input currents. As a result, the bandwidth of the system is not limited by the speed of a master system reset clock. Meanwhile, this C-TIA samples the input current I_s asynchronously rather than adhering to a fixed clock rate, enabling varied sampling speed to capture both accurate decaying profile at high bioluminescence intensity and precise bioluminescence intensity quantification when it is weak.

This design does not limit the minimum detectable input signal by a predetermined integration time [12]. At the same time, the maximum allowed input is not limited by the output range of the output of a feedback current DAC [2], nor does it require an explicit DR extension loop [13]. Furthermore, using a large feedback capacitor C_{int} (i.e., 4 pF) also contributes to higher DR by maintaining a reasonable switching frequency to control the synchronous switch at the C-TIA input.

C. Self-Timed Capacitor Reset Network

The occurrence of input switching (i.e., ϕ_{flip} changes) can cause reset transients (i.e., an over/undershoot in V_{out} of the C-TIA), thus altering the period of ϕ_{flip} . To address the issue, a self-timed switched capacitor reset network, shown in Fig. 3, is proposed to minimize reset/flip transients. Two complementary control signals ϕ_{flip} and $\bar{\phi}_{flip}$ toggles the active integration capacitor from two pairs of matched capacitor banks, C_{p1} and C_{n1} or C_{p2} and C_{n2} . Thus, only one capacitor pair is active at any moment while the other is




Fig. 3. Proposed self-timed switched capacitor reset network.




Fig. 4. Implementation of (a) time-domain comparator, (b) current reuse amplifier, (c) low-leakage reset switch, and (d) C-TIA input flip switch.

reset. Importantly, all capacitors $C_{n1/2}, C_{p1/2}$ in the reset network are locally charged balanced, that is, without the current supplied from the core amplifier A_c . With this arrangement, V_{out} has a constant trip of V_{win}/\pm , thus the period of ϕ_{flip} remains consistent corresponding to the input current.

III. CIRCUIT IMPLEMENTATION

This section describes the main building blocks' circuit implementation and design considerations, including the time-domain comparator, integrator amplifier, and low-leakage switches implemented for the readout.

A. Time-Domain Comparator

A 7-stage reconfigurable time-domain comparator (RTDC) is adopted in this design [14]. As shown in Fig. 4(a), it consists of two voltage-controlled delay lines (VCDLs) and a phase detector (PD). Running at an evaluation clock ϕ_{eval} of 12.5 MHz, the RTDC achieves 4 \times better power efficiency (i.e., 14 μ A) with the benefit of noise averaging compared to a classical continuous-time comparator (i.e., 56 μ A) with the same speed. The input referred noise and the offset of the RTDC are attenuated by a factor of $\sqrt{2N}$, where N is the number of active delay stages in the delay line [14]. The PD compares the phase difference between the two output signals from the VCDLs and generates the comparison result. The power consumption of the inverters in the delay stages, as shown in Fig. 4(a), dominates the overall power of the comparator.




Fig. 5. Post-layout simulation results of the (a) implemented integrator amplifier A_c and (b) low-leakage reset switch.




Fig. 6. (a) Chip micrograph. (b) Readout power distribution.

B. Integrator Amplifier

An amplifier with sufficiently high transconductance and gain is required to ensure accurate charge transfer while consuming minimum current. The gain of the amplifier will attenuate noise from subsequent blocks. This design employs a two-stage current-reused amplifier topology, as shown in Fig. 4(b). Fig. 5(a) shows the OTA simulation results, which have a dc gain of 105 dB and 35-MHz UGBW, assuming an input photodiode parasitic capacitance of 10 pF, and a $C_{n1/2}$, $C_{p1/2}$ of 4 pF each in the self-timed capacitor reset network.

C. Low-Leakage Switch

Before the integration begins, both the input and output nodes of the C-TIA are reset to V_{CM} . Once the integration of I_s starts, the reset switch is turned off. Since the reset switch is off during conversion for a significant amount of time, particularly at weak bioluminescence conditions, a low-leakage switch (< 700 fA in RT) shown in Fig. 4(c) is therefore mandatory to avoid the integrator linearity degradation. Fig. 5(b) shows the simulation results of the input node of the C-TIA, exhibiting an off-state leakage current ≤ 1 pA at room temperature. Fig. 4(d) depicts the implementation of the asynchronous flip switch, where the transistors are minimum size to minimize charge injection during the capacitor reset.

IV. MEASUREMENT RESULTS

The chip microphotograph is shown in Fig. 6(a), occupying an area of 0.16 mm^2 fabricated in a standard $0.18\text{-}\mu\text{m}$ CMOS process. Fig. 6(b) shows the power consumption distribution of the major building blocks ($210 \text{ }\mu\text{A}$ total from a 1.8-V supply). The readout common mode voltage is 900 mV , while the window reference voltages $V_{refn/p}$ are 500 mV and 1.3 V , respectively. Fig. 7(a) illustrates the measured output and the corresponding nonlinearity for an input range of 2 pA – $3.25 \text{ }\mu\text{A}$, corresponding to a DR of 124 dB and a conversion time of 3.3 s to $1.90 \text{ }\mu\text{s}$, respectively. The minimum detectable current is limited by circuit noise, whereas the integrator bandwidth limits the maximum input range. Fig. 7(b)




Fig. 7. (a) Measured ϕ_{flip} and corresponding linearity versus the input current. (b) Noise at different frequency outputs.




Fig. 8. (a) Illustration of bioluminescence testing setup. (b) Prototyped bioluminescence system using the designed chip.

shows that the measured frequency noise standard deviation is 0.560, 1.374, and 3.5 kHz at output frequencies of 100 kHz , 253 kHz , and 525 kHz , respectively. This shows an improvement of 11% compared to the frequency noise performance reported in [15] while only




Fig. 9. Measured bioluminescence intensity and time decay profile, using N-Luc cells with seven different concentrations from 0 to 2 nM.

TABLE I
PERFORMANCE COMPARISON WITH STATE-OF-THE-ART DESIGNS

References	[6]	[11]	[12]	[13]	[16]	This Work
Architecture	TIA + ADC	LDC I- $\Sigma\Delta$ M	Dual-slope	Asynchronous $\Sigma\Delta$	$\Sigma\Delta$ + SAR	Asynchronous I-to-F
Technology(nm)	180	180	180	180	55	180
Supply (V)	1.8	1.5/2.5	1.2	1.8	1.2	1.8
Area (mm ²)	9	2.6	-	0.5	0.585	0.16
Noise (pA _{rms})	260	-	100	0.14	-	1
Max input (μ A)	40	25.6	200	10	200	3.25
DR extension scheme	Ext. Current source	DAC + DSP	DC Servo Loop	Predictive DAC	-	None
Conversion time (ms)	-	0.128	-	0.0032 ~ 3200	2	0.0019 ~ 3300
Dynamic Range (dB)	102	108.2	119	160	127	124
Nonlinearity (%)	-	-	-	0.07*	0.0826*	1.7
Power (μ W)	460	280	196	295 [†]	1011	378

* high-order polynomial fitting for linearity correction

[†] power consumption of the predictive DAC and linearity correction not included

burning one-ninth of its current. Fig. 8(a) and (b) shows the prototype bioluminescence detection system using the designed readout and the test setup. Multiple concentrations of cell lysate were tested, and the observed decay profile and detected intensity (shown in Fig. 9) were aligned with the findings reported in [3] and the Promega GloMax laboratory instrument. Specifically, the pM-level detection limit is comparable to the instrument with a detection limit of 10 pM under the same setup, demonstrating the sensitivity of the design. The performance of the designed current readout is compared with the state of the art listed in Table I. The proposed architecture has achieved a wide DR of 124 dB and maintains linearity up to 98.3% with constant biasing. It does not require an additional feedback loop for the DR extension and current scaling or high-order polynomial fitting for linearity correction.

V. CONCLUSION

This letter describes a current readout that eliminates the need for an external reset and a sampling clock, thereby removing the constraint of a predetermined sampling rate as in conventional current-to-frequency converters. Furthermore, this design expands the DR without requiring a feedback loop or explicit DAC. A

prototype bioluminescence sensing system that utilizes the designed high DR readout can accurately capture the bioluminescence intensity and overall decay time, making it a promising device for rapid diagnostics.

REFERENCES

- [1] L. Hong, H. Li, H. Yang, and K. Sengupta, "Fully integrated fluorescence biosensors on-chip employing multi-functional nanoplasmonic optical structures in CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2388–2406, Sep. 2017.
- [2] F. Aghlmand, C. Y. Hu, S. Sharma, K. Pochana, R. M. Murray, and A. Emami, "A 65-nm CMOS fluorescence sensor for dynamic monitoring of living cells," *IEEE J. Solid-State Circuits*, vol. 58, no. 11, pp. 3003–3019, Nov. 2023.
- [3] N. Araújo-Gomes et al., "Bioluminescence imaging on-chip platforms for non-invasive high-content bioimaging," *Biosens. Bioelectron.*, vol. 237, Oct. 2023, Art. no. 115510.
- [4] D. A. Hall et al., "A CMOS molecular electronics chip for single-molecule biosensing," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Feb. 2022, pp. 1–3.
- [5] P. Schönle, F. Glaser, T. Burger, G. Rovere, L. Benini, and Q. Huang, "A multi-sensor and parallel processing SoC for miniaturized medical instrumentation," *IEEE J. Solid-State Circuits*, vol. 53, no. 7, pp. 2076–2087, Jul. 2018.
- [6] R. K. Pandey and P. C.-P. Chao, "A dual-channel PPG readout system with motion-tolerant adaptability for OLED-OPD sensors," *IEEE Trans. Biomed. Circuits Syst.*, vol. 16, no. 1, pp. 36–51, Feb. 2022.
- [7] Z. Ebrahimi and B. Gosselin, "Ultralow-power photoplethysmography (PPG) sensors: A methodological review," *IEEE Sensors J.*, vol. 23, no. 15, pp. 16467–16480, Aug. 2023.
- [8] S. Song et al., "A 769 μ W battery-powered single-chip SoC with BLE for multi-modal vital sign monitoring health patches," *IEEE Trans. Biomed. Circuits Syst.*, vol. 13, no. 6, pp. 1506–1517, Dec. 2019.
- [9] M. A. Awan, B. Wang, N. A. Quadir, and A. Bermak, "Review and analysis of CMOS current readout circuits for biosensing applications," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2021, pp. 1–5.
- [10] F. Marefat, R. Erfani, and P. Mohseni, "A 1-V 8.1- μ W PPG-recording front-end with > 92-dB DR using light-to-digital conversion with signal-aware DC subtraction and ambient light removal," *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 17–20, 2020.
- [11] F. Marefat, R. Erfani and P. Mohseni, "A 280 μ W, 108 dB DR PPG-readout IC with reconfigurable, 2nd-order, incremental $\Delta\Sigma$ M front-end for direct light-to-digital conversion," *IEEE Trans. Biomed. Circuits Syst.*, vol. 14, no. 6, pp. 1183–1194, Dec. 2020.
- [12] Q. Lin et al., "A 119-dB dynamic range charge counting light-to-digital converter for wearable PPG/NIRS monitoring applications," *IEEE Trans. Biomed. Circuits Syst.*, vol. 14, no. 4, pp. 800–810, Aug. 2020.
- [13] C.-L. Hsu and D. A. Hall, "A current-measurement front-end with 160dB dynamic range and 7ppm INL," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Feb. 2018, pp. 326–328.
- [14] X. Zhong, B. Wang, and A. Bermak, "A reconfigurable time-domain comparator for multi-sensing applications," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2015, pp. 349–352.
- [15] F. Tang et al., "A low power and fast tracking light-to-frequency converter with adaptive power scaling for blood SpO₂ sensing," *IEEE Trans. Biomed. Circuits Syst.*, vol. 13, no. 1, pp. 26–37, Feb. 2019.
- [16] S.-H. Wu, Y.-S. Shu, A. Y.-C. Chiou, W.-H. Huang, Z.-X. Chen, and H.-Y. Hsieh, "9.1 A current-sensing front-end realized by a continuous-time incremental ADC with 12b SAR quantizer and reset-then-open resistive DAC achieving 140 dB DR and 8ppm INL at 4kS/s," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Feb. 2020, pp. 154–156.