
ECE4514 DIGITAL DESIGN 2

PERFORMANCE

CHAPTER 1



GOING BEYOND "GETTING THE JOB DONE"

- High-Throughput Architectures
- Low-Latency Architectures
- . Timing Optimizations
 - Adding Register Layers
 - Parallel Structures
 - Flatten Logic Structures
 - Register Balancing
 - Reorder Paths

Throughput vs. Latency


Laundry Day

Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold


Washer takes 30 minutes

Dryer takes 40 minutes

Folding takes 20 minutes




Sequential Laundry



- Sequential laundry takes 6 hours for 4 loads
- •With pipelining, how long would laundry take?

Pipelined Laundry Start work ASAP



•Pipelined laundry takes 3.5 hours for 4 loads


Key Definitions

Pipelining is a key implementation technique used to build fast processors. It allows the execution of multiple instructions to overlap in time.

A pipeline within a processor is similar to a car assembly line. Each assembly station is called a pipe stage or a pipe segment.

The throughput of an instruction pipeline is the measure of how often an instruction exits the pipeline.

Pipeline Throughput and Latency




Consider the pipeline above with the indicated delays. We want to know what is the *pipeline* throughput and the *pipeline* latency.

Pipeline throughput: instructions completed per second.


Pipeline latency: how long does it take to execute a single instruction in the pipeline.

Pipelining Lessons



- Pipelining doesn't help
 latency of single task, it helps
 throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously
- Potential speedup = Numberpipe stages
- •Unbalanced lengths of pipe stages reduces speedup
- •Time to "fill" pipeline and time to "drain" it reduces speedup


5 Steps of MIPS Datapath



Example 1: Design for low latency (parallelism)


$$X = a + b + c + d$$

Example 1: Design for delay



Delay = 1*add + Reg
Latency = 2 cycles
Throughput = N bits/clock

Example 2: Design for delay



Delay: 1*Mul + 1 Add

Latency: 4 cycles


Throughput: N bits/4 cycles

HIGH-THROUGHPUT ARCHITECTURE -EXAMPLE 1

```
X
module power3(
                                                                     xpower
      output reg [7:0] xpower,
                                     clk
                                                                     finished
      output finished,
                                     start
      input [7:0] x,
      input clk, start);
                                                  XPower = 1;
reg [7:0] ncount;
                                                  for (i=0; i < 3; i++)
                                                   XPower = X * XPower;
assign finished = (ncount == 0);
always@(posedge clk)
   if(start) begin
       xpower <= x;</pre>
       ncount <= 2;
                                               THROUGHPUT =
   end
    else if (!finished) begin
                                               LATENCY =
       ncount <= ncount - 1;
                                               CYCLE TIME =
       xpower <= xpower * x;</pre>
  end
 endmodule
```

HIGH-THROUGHPUT ARCHITECTURE -EXAMPLE 1





THROUGHPUT =


LATENCY =

CRITICAL PATH =

ALTERA FLOW SUMMARY REPORT

op-level Entity Name power3			
Family	Cyclone V		
Device	5CSEMA5F31C6		
Timing Models	Final		
Logic utilization (in ALMs)	14 / 32,070 (< 1 %)		
Total registers	16		
Total pins	19 / 457 (4 %)		
Total virtual pins	0		
Total block memory bits	0 / 4,065,280 (0 %)		
Total DSP Blocks	1/87(1%)		
Total HSSI RX PCSs	0		
Total HSSI PMA RX Deserializers	0		
Total HSSI TX PCSs	0		
Total HSSI PMA TX Serializers	0		
Total PLLs	0/6(0%)		
Total DLLs	0/4(0%)		

- Adaptive Logic Modules (ALMs)
- DSP block 9-bit elements -- digital signal processing block 9-bit element
- HSSI RX PCSs -- high speed serial interface physical coding sub-layer receiver channels
- HSSI PMA RX Deserializers -- high speed serial interface physical media attachment receiver channels
- HSSI TX PCSs -- high speed serial interface physical coding sub-layer transmitter channels
- HSSI PMA TX Serializers -- high speed serial interface physical media attachment transmitter channels.
- PLLs
- DLLs



Altera
RTL
Mapping
of
Power3


HIGH-THROUGHPUT ARCHITECTURE -EXAMPLE 2

endmodule

```
module power3b(
    output reg [7:0] XPower,
    input
              clk,
    input [7:0] X
    );
    reg [7:0] XPower1, XPower2;
    reg [7:0] X1, X2;
    always @(posedge clk) begin
      // Pipeline stage 1
      X1 <= X;
      XPower1 <= X;
      // Pipeline stage 2
      X2 <= X1;
                                       THROUGHPUT =
      XPower2 <= XPower1 * X1;
                                       LATENCY =
      // Pipeline stage 3
      XPower <= XPower2 * X2;
                                       CRITICAL PATH =
    end
```

HIGH-THROUGHPUT ARCHITECTURE -EXAMPLE 2





THROUGHPUT =


LATENCY =

CYCLE TIME =

ALTERA FLOW SUMMARY REPORT

op-level Entity Name power3b			
Family	Cyclone V		
Device	5CSEMA5F31C6		
Timing Models	Final		
Logic utilization (in ALMs)	3 / 32,070 (< 1 %)		
Total registers	8		
Total pins	17 / 457 (4 %)		
Total virtual pins	0		
Total block memory bits	0 / 4,065,280 (0 %)		
Total DSP Blocks	2 / 87 (2 %)		
Total HSSI RX PCSs	0		
Total HSSI PMA RX Deserializers	0		
Total HSSI TX PCSs	0		
Total HSSI PMA TX Serializers	0		
Total PLLs	0/6(0%)		
Total DLLs	0/4(0%)		

ALTERA MAPPING OF POWER3B




LOW LATENCY ARCHITECTURE -- EXAMPLE 3

```
module power3(
     output [7:0] XPower,
     input [7:0] X
reg [7:0] XPower1, XPower2;
reg [7:0] X1, X2;
   assign XPower = XPower2 * X2;
   always 0*
   begin
   X1 = X; XPower1 = X;
   end
   always @* begin
                                        THROUGHPUT =
     X2 = X1;
                                        LATENCY =
    XPower2 = XPower1*X1;
   end
                                        CRITICAL PATH =
endmodule
```

HIGH-THROUGHPUT ARCHITECTURE -EXAMPLE 3






THROUGHPUT =

LATENCY =


CYCLE TIME =

ALTERA FLOW SUMMARY REPORT

Top-level Entity Name	power3c		
Family	Cyclone V		
Device	5CSEMA5F31C6		
Timing Models	Final		
Logic utilization (in ALMs)	1/32,070 (<1%)		
Total registers	0		
Total pins	16 / 457 (4 %)		
Total virtual pins	0		
Total block memory bits	0 / 4,065,280 (0 %)		
Total DSP Blocks	2 / 87 (2 %)		
Total HSSI RX PCSs	0		
Total HSSI PMA RX Deserializers	0		
Total HSSI TX PCSs	0		
Total HSSI PMA TX Serializers	0		
Total PLLs	0/6(0%)		
Total DLLs	0/4(0%)		



ALTERA MAPPING OF POWER3C




RESULTS

DESIGN	FMAX	ALM	DSP	REGS	THRU-PUT
power3a (1st example)	217 MHz	14	1	16	578 Mbps
power3b (2nd example)	257 MHz	3	2	8	2056 Mbps
power3c (no clock)		1	2	0	
power3d (3rd example)	178 MHz	1	2	0	1424 Mbps
power3e (2nd redone with piped mults)	469 MHz	5	2	16	3752 Mbps

TIMING

$$F_{max} = \frac{1}{T_{clk-q} + T_{log\,ic} + T_{routing} + T_{setup} - T_{skew}}$$




TIMING -- EXAMPLE: FINITE IMPULSE FILTER (FIR)

```
module fir (
     output [7:0] Y,
     input [7:0] A, B, C, X,
     input
                clk,
input validsample);
  reg [7:0] X1, X2, Y;
  always @ (posedge clk)
    if (validsample) begin
      X1 \leftarrow X;
      X2 <= X1;
      Y \le A^* X + B^* X 1 + C^* X 2;
                                            THROUGHPUT =
    end
                                            LATENCY =
endmodule
                                            CRITICAL PATH =
```

TIMING -- ADD REGISTER LAYERS

```
module fir ( ---- );
     req [7:0] X1, X2, Y;
     reg [7:0] prod1, prod2, prod3;
     always @ (posedge clk) begin
       if (validsample) begin
         X1 \leftarrow X;
         X2 \ll X1;
         prod1 <= A * X;
                                               THROUGHPUT =
         prod2 <= B * X1;
                                               LATENCY =
         prod3 <= C * X2;
                                               CRITICAL PATH =
       end
       Y <= prod1 + prod2 + prod3;
     end
```

endmodule



TIMING -- ADD MORE REGISTER LAYERS

```
module fir ( ---- );
     reg [7:0] X1, X2, Y;
     reg [7:0] prod1, prod2, prod3, add1;
     always @ (posedge clk) begin
       if (validsample) begin
         X1 \leftarrow X;
         X2 \ll X1;
         prod1 <= A * X;
                                               THROUGHPUT =
         prod2 <= B * X1;
                                               LATENCY =
         prod3 <= C * X2;
          add1 <= prod1 + prod2;
                                               CRITICAL PATH =
       end
       Y \le add1 + prod3;
     end
endmodule
```

TIMING -- PARALLEL STRUCTURES

```
module power3(
  output [7:0] XPower,
  input [7:0] X,
  input clk);
reg [7:0] XPower1;
// partial product registers
reg [3:0] XPower2 ppAA, XPower2 ppAB,
      XPower2 ppBB;
reg [3:0] XPower3 ppAA, XPower3 ppAB,
      XPower3 ppBB;
reg [7:0] X1, X2;
wire [7:0] XPower2;
// nibbles for partial products (A is MS
// nibble, B is LS nibble)
wire [3:0] XPower1 A = XPower1[7:4];
wire [3:0] XPower1 B = XPower1[3:0];
wire [3:0] X1 A = X1[7:4];
wire [3:0] \times 1_B = \times 1[3:0];
      [3:0] XPower2 A = XPower2[7:4];
wire
      [3:0] XPower2 B = XPower2[3:0];
wire
wire
      [3:0] X2_A = X2[7:4];
wire
      [3:0] X2 B = X2[3:0];
```


```
// assemble partial products
assign XPower = (XPower2 ppAA << 8)+
  (2*XPower2 ppAB << 4) + XPower2 ppBB;
assign XPower2 = (XPower3 ppAA << 8)+
  (2*XPower3 ppAB << 4) + XPower3 ppBB;
always @(posedge clk) begin
  // Pipeline stage 1
    <= X;
 XPower1 <= X;</pre>
  // Pipeline stage 2
  x2 <= x1;
  // create partial products
 XPower2 ppAA <= XPower1 A * X1 A;
 XPower2 ppAB <= XPower1 A * X1 B;
 XPower2 ppBB <= XPower1 B * X1 B;
  // Pipeline stage 3
 // create partial products
 XPower3 ppAA <= XPower2 A * X2 A;
 XPower3 ppAB <= XPower2 A * X2 B;
 XPower3 ppBB <= XPower2_B * X2_B;</pre>
end
endmodule
```

TIMING -- PARALLEL STRUCTURES

THROUGHPUT =

LATENCY =

CRITICAL PATH =




TIMING -- FLATTEN LOGIC STRUCTURES

DEMULTIPLEXING:
DIRECT 'in' TO ONE OF FOUR REGISTERS
DEPENDING UPIN 'ctrl'

ASSUMED:
COUT IS ONE-HOT ENCODED

NOTE THAT THE CONDITIONALS AND OUTPUT ASSIGNMENTS ARE INDEPENDENT OF EACH OTHER FOR EACH IF STATEMENT

TIMING -- FLATTEN STRUCTURES



PRIORITY ENCODER!

TIMING -- FLATTEN LOGIC STRUCTURES

TIMING -- FLATTEN STRUCTURES

ctrl[3:0] clk [3:0] rout[3:0] D[3:0] Q[3:0]


THROUGHPUT =

LATENCY =


CRITICAL PATH =

TIMING -- REGISTER BALANCING

endmodule



TIMING -- REGISTER BALANCING




TIMING -- REORDER PATHS

THROUGHPUT =

LATENCY =

CRITICAL PATH =




TIMING -- REORDER PATHS

THROUGHPUT =

LATENCY =

CRITICAL PATH =



THE END