

9/4/2015

Bowei Zhao HW2


1a)


s_1	s_0	x_3	x_2	x_1	x_0	F
0	0	1	1	1	0	0
0	0	1	1	1	1	1
0	1	1	1	0	1	0
0	1	1	1	1	1	1
1	0	1	0	1	1	0
1	0	1	1	1	1	1
1	1	0	1	1	1	0
1	1	1	1	1	1	1

s_1, s_0

	00	01	11	10
F	0	1	1	0
	1	1	1	0


$$F = (\bar{s}_1 \bar{s}_0) x_0 + (\bar{s}_1 s_0) x_1 + (s_1 \bar{s}_0) x_2 + (s_1 s_0) x_3$$





2a)

S	x_1	x_0	F
0	x	0	0
0	x	1	1
1	0	x	0
1	1	x	1



3a)

E	A	B	F
0	x	0	0
0	x	1	1
1	0	x	0
1	1	x	1

$$F = \bar{E}B + EA$$

3b)

The diagram above, in a sense, is relatable to that of a mux because of its "selecting element".

Wherein a mux chooses which of its 2^n inputs by n select lines, the logic above chooses with the tri-state buffer. At any time, only either A or B will output a value but not both. This is due to the inverted E input.

Where the E has one line connected directly to the active Low of one tri-state buffer and another line connected through an inverter to a like buffer to A. This means only A or B can come out but not Both. Thus E is a selecting element that chooses what input to output.

#4)

```
int a = 1;
```

```
int mover = a << k;
```

```
int tester = mover & val;
```

```
if (tester == mover)
```

```
{
```

```
    return 1;
```

```
}
```

```
else
```

```
{
```

```
    return 0;
```

```
}
```

Problem 5. The flip-flops in the following diagram are positive-edge-triggered devices. Complete the timing diagram that is shown below. Assume that both flip-flops have been initialized to 0.

