

### Verilog HDL (2)

Hsi-Pin Ma

http://lms.nthu.edu.tw/course/38127
Department of Electrical Engineering
National Tsing Hua University



### **Lexical Conventions**



### White Space and Comments

- White space makes code more readable
  - Include blank space ( $\b$ ), tabs ( $\t$ ), and carriage return ( $\n$ ).
- Comments
  - /\* ... \*/ : mark more than one line
  - //: mark only one line.



### **Identifiers**

- Identifiers are user-provided names for Verilog objects within a description.
- Legal characters in identifiers:
  - a-z, A-Z, 0-9, \_, \$
- The first character of an identifier must be an alphabetical character (a-z, A-Z) or an underscore (\_).
- Identifiers can be up to 1023 characters long.



#### **Identifiers**

 Names of modules, ports, and instances are identifiers.

```
module MUX 2 to 1(out,a,b,sel);

output jout;
input a,b,sel;

not U0(sel_,sel);
and U1(a1,a,sel_),
 U2(b1,b,sel);
or U3(out,a1,b1);

endmodule
```



### Keywords

- Pre-defined non-escaped identifiers that used to define the language construct.
- All keywords are defined in lower cases.
- Examples
  - module, endmodule
  - input, output, inout
  - reg, integer, real, time
  - not, and, or, nand, nor, xor
  - parameter
  - begin, end
  - fork, join
  - always, for

**—** ...




### Case Sensitivity

- Verilog is a case sensitive language.
- Use "-u" option in command line option for caseinsensitive.



### Value Sets

• 4-value logic system in Verilog





### Integer and Real Numbers

- Numbers can be integer or real numbers.
- Integer can be sized or unsized. Sized integer can be represented as
  - <size>'<base><value>
    - size : size in bits
    - base: can be b(binary), o(octal), d(decimal), or h(hexadecimal)
    - value: any legal number in the selected base and x, z,?.
- Real numbers can be represented in decimal or scientific format.



### Integer and Real Numbers

- 16:32 bits decimal
- 8'd16
- 8'h10
- 8'b0001\_0000
- 8'o20
- 32'bx : 32 bits x
- 2'b1?: ? represents a high impedance bit
- 6.3
- 5.3e-4
- 6.2e3



### Concatenation and Replication Operators

- Bit replication for 01010101
  - assign byte =  $\{4\{2'b01\}\}$ ;
- Sign extension
  - assign word =  $\{\{8\{byte[7]\}\},byte\};$




### Major Data Type Class

- Nets
  - Physical connection between devices
- Registers
  - Represent abstract storage elements
- Parameters
  - Configure module instances



### Nets

- Physical connections between structural entities.
- Must be driven by a driver, such as a gate instantiation or continuous assignment
- As the driver changes its value, Verilog automatic propagates the value onto a net.
- Default value is **z** if no drivers are connected to net





### Registers

- Registers represent abstract storage elements.
- A register holds its value until a new value is assigned to it.
- Registers are used extensively in behavior modeling and in applying stimuli.
- Default value is X.



### Type of Registers

- reg
  - Unsigned integer variable of varying bit width
- integer
  - Signed integer variable, 32-bit wide. Arithmetic operations produce 2's complement results.
- real
  - Signed floating point variable, double precision
- time
  - Unsigned integer variable, 64-bit wide.
- Do not confuse register data type with structural storage element (e.g. D-type FF)




### Declaration Syntax of Verilog Registers

- reg <range> ? <name> <,<name>>\*;
- Example
  - reg a;
  - reg [5:2] b,c;



### Choosing the Correct Data Types

- An input or inout port must be a net.
- An output port can be a register data type.
- A signal assigned a value in a procedural block must be a register data type.





# Common Mistakes in Choosing Data Types

 Make a procedural assignment to a net wire [7:0] databus; always @(read or addr) databus=read ? mem[addr] : 'bz; Illegal left-hand-side assignment

 Connect a register to an instance output reg myreg;
 and (myreg, net1, net2);
 Illegal output port specification

Declare a module input port as a register input myinput;
 reg myinput;
 Incompatible declaration



### Procedural Assignments

```
module assignment test;
reg [3:0] a,b;
wire [4:0] sum1;
reg [4:0] sum2;
assign sum1 = a + b;
              Continuous assignment
initial
begin
   a=4'b1010;b=4'b0110;
   sum2 = a + b;
   $display("a b sum1 sum2);
   $monitor(a,b,sum1,sum2);
   #10 a=4'b0001;
end
              Procedural assignment
endmodule
```

```
module FA(s,co,a,b,ci);
input a,b,ci;
                         Illegal left-hand-side
output s,co;
                Error!
                continuous assignment.
reg s;
s=a^b^ci;
always @*
begin
   assign co=(a&b)|(b&ci)|
    (a&ci);
                         Illegal left-hand-side
end
                Error!
                in assign statement.
endmodule
```




### **Behavior Modeling**

At every positive edge of CLOCK

If PRESET and CLEAR are not low set Q to the value of D

Whenever PRESET goes low set Q to logic 1

Whenever CLEAR goes low set Q to logic 0






### **Behavior Modeling**

- In behavior modeling, you must specify your circuit's
  - Action
    - How to model the circuit's behavior
  - Timing control
    - Timing
    - Condition
- Verilog supports the following structures for behavior modeling
  - Procedural block
  - Procedural assignment
  - Timing control
  - Control statement



- In Verilog, procedural blocks are basis of behavior modeling
- Procedural blocks are of two types
  - initial procedural block, which execute only once
  - always procedural block, which execute in a loop


	initial		С
	O		
	C		
	С		
	С		







- All procedural blocks are activated at simulation time 0.
  - The block will not be executed until the enabling condition evaluates TRUE.
  - Without the enabling condition, the block will be executed immediately.

Activated at simulation time 0









These procedural blocks are activated and executed at simulation time 0

This procedural block is activated at simulation time 0 but executed at positive edge of phi1



- Three components
  - Procedural assignment statements
  - High-level programming language constructs
  - Timing controls
- Using the first two components to model the actions of the circuit.
- Using timing controls to model when should these actions happen.



### **Procedural Timing Control**


### Three types

- Simple delay control
  - #50 clk=~clk;
- Event control
  - @\* sum=a+b+ci;
  - @(posedge clk) q<=d;
- Level-sensitive timing control




# **Examples**

### Reliable Computing -bit Absolute Value Calculator (1/2)



If z is negative (MSB is 1), complement every bit and add 1. If z is positive (MSB is 0), keep all bits the same. Use XOR for MSB and every bit.



Laboratory for

### <sup>computing</sup> 2-bit Absolute Value Calculator (2/2)

5

#### Module (abs.v)

```
module abs(
 z abs, // absolute value of z
 z // original value
);
output [2:0] z abs; // absolute value of z
input [1:0] z; // original value
reg [1:0] z tmp; // XOR output
reg [2:0] z_abs; // register for Z
// Combinational logics:
always @*
begin
 z \text{ tmp}[1]=z[1]^z[1];
 z_{tmp}[0]=z[0]^z[1];
 z_abs={z_tmp[1],z_tmp}+{2'b0,z[1]};
end
endmodule
```


#### Testbench (t\_abs.v)

```
module t_abs;
wire [2:0] z abs; // absolute value of z
reg [1:0] z; // original value
abs U0(.z abs(z abs),.z(z));
initial
begin
 z=2'b00;
 #5 z=2'b01;
 #5 z=2'b10;
 #5 z=2'b11;
 #5 z=2'b00;
end
endmodule
```



### Binary Up Counter


```
`define BCD BIT WIDTH 4
`define BCD_ZERO 4'd0
`define BCD ONE 4'd1
`define BCD NINE 4'd9
module bcdcounter(
 q, // output
 clk, // global clock
 rst n // active low reset
);
output [`BCD_BIT_WIDTH-1:0] q; // output
input clk; // global clock
input rst n; // active low reset
reg ['BCD BIT WIDTH-1:0] q; // output (in always block)
reg ['BCD_BIT_WIDTH-1:0] q_tmp; // input to dff (in always block)
// Combinational logics
always @*
 q_{tmp} = q + BCD_{ONE};
// Sequential logics: Flip flops
always @(posedge clk or negedge rst_n)
 if (~rst_n) q<=`BCD_BIT_WIDTH'd0;</pre>
 else q<=q_tmp;
endmodule
```





### Frequency Divider

```
`define FREO DIV BIT 27
module freq_div(
 clk_out, // divided clock output
 clk, // global clock input
 rst n // active low reset
);
output clk_out; // divided output
input clk; // global clock input
input rst n; // active low reset
reg clk_out; // clk output (in always block)
reg [FREQ_DIV_BIT-2:0] cnt; // remainder of the counter
reg [FREQ_DIV_BIT-1:0] cnt_tmp; // input to dff (in always block)
// Combinational logics: increment, neglecting overflow
always @*
 cnt_tmp = {clk_out,cnt} + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or negedge rst_n)
 if (~rst_n) {clk_out, cnt}<=`FREQ_DIV_BIT'd0;
 else {clk_out,cnt}<=cnt_tmp;</pre>
endmodule
```




cnt\_tmp[26:0] cnt[26:0]



### Frequency Divider

```
`define FREQ DIV BIT 27
module freq_div27(
 clk out, // divided clock output
 clk ctl, // divided clock output for scan freq
 clk, // global clock input
 rst n // active low reset
);
output clk out; // divided output
output [1:0] clk_ctl; // divided output for scan freq
input clk; // global clock input
input rst n; // active low reset
reg clk_out; // clk output (in always block)
reg [1:0] clk_ctl; // clk output (in always block)
reg [14:0] cnt_l; // temp buf of the counter
reg [8:0] cnt_h; // temp buf of the counter
reg [FREQ DIV BIT-1:0] cnt tmp; // input to dff (in always block)
// Combinational logics: increment, neglecting overflow
always@*
 cnt tmp = \{clk out, cnt h, clk ctl, cnt l\} + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or negedge rst_n)
 if (~rst_n) {clk_out, cnt_h, clk_ctl, cnt_l}<=`FREQ_DIV_BIT'd0;</pre>
 else {clk out,cnt h, clk ctl, cnt l}<=cnt tmp;
endmodule
```








## Modularized Shift Register




### Shift Register





```
`define BIT_WIDTH 4
module shifter(
 q, // shifter output
 clk, // global clock
 rst n // active low reset
);
output [`BIT_WIDTH-1:0] q; // output
input clk; // global clock
input rst_n; // active low reset
reg [`BIT_WIDTH-1:0] q; // output
// Sequential logics: Flip flops
always @(posedge clk or negedge rst n)
 if (~rst n)
 begin
  q<=`BIT_WIDTH'b0101;
 end
                 initial value 0101
 else
 begin
  q[0] <= q[3];
  q[1] <= q[0];
  q[2] <= q[1];
  q[3] <= q[2];
 end
endmodule
```

### shifter.v





### Top Module (shift\_reg.v)

```
`define BIT_WIDTH 4

module shift_reg(
    q, // LED output
    clk, // global clock
    rst_n // active low reset
);

output [`BIT_WIDTH-1:0] q; // LED output
input clk; // global clock
input rst_n; // active low reset

wire clk_d; // divided clock
wire [`BIT_WIDTH-1:0] q; // LED output
```

```
// Insert frequency divider (freq_div.v)
freq_div U_FD(
 .clk_out(clk_d), // divided clock output
 .clk(clk), // clock from the crystal
 .rst n(rst n) // active low reset
);
// Insert shifter (shifter.v)
shifter U D(
 .q(q), // shifter output
 .clk(clk_d), // clock from the frequency divider
 .rst n(rst n) // active low reset
);
                                                   2
endmodule
```