

EE2230 Logic Design Lab 邏輯設計實驗

Hsi-Pin Ma 馬席彬

http://lms.nthu.edu.tw/38127

Department of Electrical Engineering

National Tsing Hua University



Syllabus (1/2)

- Credit: 2
- Instructor: Hsi-Pin Ma (馬席彬)
 - -Delta Bldg. 965, 5162206
 - -E-Mail: <u>hp@ee.nthu.edu.tw</u>
 - -Office hour: By appointment
- TA: See lms system.
- TA hour: 6:30-8:20pm on Monday @ Lab after class



Syllabus (2/2)

Textbook

*NTHU library has the ebook.

- -*Pong P. Chu, *FPGA Prototyping by Verilog Examples*, 2008, John Wiley & Sons.
- -William J. Dally and R. Curtis Harting, *Digital Design: A Systems Approach*. Cambridge University Press.
- –M. Morris Mano and Charles Kime, *Logic and Computer Design Fundamentals*, 4th ed. 2007, Pearson International Edition.

Reference

-*Michael Keating, *Reuse Methodology Manual for System-on-a-Chip Designs*, 2002, Kluwer Academic Publishers.

Grading

- Experiments: 70%

- Final project: 20%

- Final exam: 10%



Lab Schedule

week	Date	Lecture	Lab
1	2/18	1. Introduction to Verilog RTL	Lab1
2	2/25	2. FPGA Emulation	Lab1
3	3/4	3. Counters and Shift Registers I	Lab2
4	3/11	4. Counters and Shift Registers II	Lab3
5	3/18	5. Timers	Lab4
6	3/25	6. Electronic Clock I (Time Display)	Lab5
7	4/1	7. Electronic Clock II (Multi-Function)	Lab6
8	4/8	Spring break	
9	4/15	8. Speaker	Lab7
10	4/22	9. Keyboard	Lab8
11	4/29	9. Keyboard	Lab9
12	5/6	10. Electronic Organ	Lab9
13	5/13	11. VGA	Lab10
14	5/20	11. VGA	Lab11
15	5/27	Final project	Lab11
16	6/3	Final exam	Final project
17	6/10	Final project	Final project
18	6/17	Final project	Final project

Hsi-Pin Ma



Four Stage Lab Work

Pre-lab assignment

Upload simulation results and get signed by TAs

Lab instruction

-~40min with instructor

Lab work

- Rest of the lab hours with instructor & TAs
- Demo before lab hour end

Lab report

– Due Sunday after lab work (before mid-night)



Lab Evaluation

Pre-lab

- -On time: 20 (-5/week)
- -TA's score: +5

Experiment

- -On time: 35 (-5/week)
- -Bonus: +5

Lab report

- -On time: 25 (-5/week)
- -TA's score: +10




Softwares

- Xilinx Vivado webpack
 - Can be downloaded at
 - •See lms system
 - Vivado
 - •FPGA design and implementation tool
 - Verilog simulator



電子電路設計學程



Hsi-Pin Ma