

```
Yes, using nonblocking. For & bits

module shiftReg # (parameter MSB = 8) (

output EMSB-1:0) q,

input clock);

always @ c posedge clock;

begin

q <= {q EMSB-2:0), d};

end

endmodule
```