


5.1) shift A



5.2) blocking (=) จะทำคำสั่งตามลำดับจากบนลงล่าง
 nonblocking (<=) จะทำทุกคำสั่งพร้อมกัน

5.3) Yes, using nonblocking. For 8 bits

```
module shiftReg #(parameter MSB = 8) (
```

```
    output [MSB-1:0] q,
```

```
    input d,
```

```
    input clock);
```

```
always @(posedge clock)
```

```
begin
```

```
    q <= {q[MSB-2:0], d};
```

```
end
```

```
endmodule
```