x86 Internals for Fun and Profit

Matt Godbolt matt@godbolt.org @mattgodbolt

DRW Trading





Image credit: Intel Free Press

Well, mostly fun

- Understanding what's going on helps
 - Can explain unusual behaviour
 - Can lead to new optimization opportunities
- But mostly it's just really interesting!

What's all this then?

- Pipelining
- Branch prediction
- Register renaming
- Out of order execution
- Caching



ASM overview

- Intel syntax: OP dest, source
- Register operand, e.g.

```
- rax rbx rcx rdx rbp rsp rsi rdi
r8 - r15 xmm0 - xmm15
```

- Partial register e.g. eax ax ah al
- Memory operand:

```
- ADDR TYPE mem[req0 + req1 * \{1,2,4,8\}]
```

- Constant
- Example:
 - ADD DWORD PTR array[rbx + 4*rdx], eax


```
tmp = array[b + d * 4]
tmp = tmp + a
array[b + d * 4] = tmp
```

ASM example

```
const unsigned Num = 65536;
                                        maxArray(double* rdi, double* rsi):
void maxArray(double x[Num],
                                          xor
                                                     eax, eax
              double y[Num]) {
                                         .L4:
                                                     xmm0, QWORD PTR [rsi+rax]
  for (auto i = 0u; i < Num; i++)
                                          movsd
                     x[i] = y[i];
                                          ucomisd
       (y[i] > x[i])
                                                     xmm0, OWORD PTR [rdi+rax]
                                          ibe
                                               .L2
                                                     OWORD PTR [rdi+rax], xmm0
                                          movsd
                                          L2:
                                                     rax, 8
                                          add
                                                          524288
                                                     rax.
                                          cmp
                                           jne
                                                     .L4
                                          ret
```

Trip through the Intel pipeline

- Branch prediction
- Fetch
- Decode
- Rename
- Reorder buffer read
- Reservation station
- Execution
- Reorder buffer write
- Retire




BP	Fetch	Decode	Rename	ROB read	RS	Exec	ROB write	Retire
----	-------	--------	--------	-------------	----	------	--------------	--------

- Pipeline is great for overlapping work
- Doesn't deal with feedback loops
- How to handle branches?
 - Informed guess!




ВР	Fatch	Decode	Rename	ROB	RS	Exec	ROB	Retire
DI	I GIGII	Decode	IXCHAINE	read	110	LXCC	write	1 Cui C

- Need to predict:
 - Whether branch is taken (for conditionals)
 - What destination will be (all branches)
- Branch Target Buffer (BTB)
 - Caches destination address
 - Keeps "history" of previous outcomes




Doesn't handle



- Doesn't scale too well
 - n + 2ⁿ*2 bits per BTB entry
- Loop predictors mitigate this
- Sandy Bridge and above use
 - 32 bits of global history
 - Shared history pattern table
 - BTB for destinations




Sandy Bridge Branch Prediction



Does it matter?

- Random: 102ns / element
- Sorted: 94ns / element
 - 8% faster!

Branch predictor → Fetcher



BP	Fetch	Decode	Rename	ROB read	RS	Exec	ROB write	Retire
----	-------	--------	--------	-------------	----	------	--------------	--------

Fetcher



- Reads 16-byte blocks
- Works out where the instructions are

```
31 c0 f2 0f 10 04 06 66 0f 2e 04 07 76 05 f2 0f ...

31 c0 f2 0f 10 04 06 66 0f 2e 04 07 76 05 f2 0f ...
```

```
31 c0 xor eax, eax

f2 0f 10 04 06 movsd xmm0, QWORD PTR [rsi+rax]

66 0f 2e 04 07 ucomisd xmm0, QWORD PTR [rdi+rax]

76 05 jbe skip
```

Fetcher → Decoder



BP	Fetch	Decode	Rename	ROB read	RS	Exec	ROB write	Retire
----	-------	--------	--------	-------------	----	------	--------------	--------

Decode

- Generate µops for each instruction
- Handles up to 4 instructions/cycle
- CISC → internal RISC
- Micro-fusion
- Macro-fusion
- µop cache
 - short-circuits pipeline
 - 1536 entries



Image credit: Magnus Manske

Decode example


```
maxArray(double*, double*):
                                          eax = 0
  xor
            eax, eax
.L4:
                                          xmm0 = rd64(rsi + rax)
            xmm0, OWORD PTR [rsi+rax]
  movsd
                                                                      Multiple
  ucomisd
            xmm0, OWORD PTR [rdi+rax]
                                          tmp = rd64(rdi + rax)
                                                                     uops
                                                compare(xmm0, tmp)
                                          if (be) goto L2
  ibe
        .L2
                                          wr64(rdi + rax, xmm0)
            QWORD PTR [rdi+rax], xmm0
  movsd
.L2:
  add
                                          rax = rax + 8
            rax, 8
            rax, 524288
                                          comp(rax, 524288); if (ne) goto L4
  cmp
  jne
            .L4
                                          rsp = rsp + 8
  ret
                                                                            Macro-
                                                goto rd64(rsp -8)
                                                                            fusion
```

But this isn't quite what happens

Something more like...

```
Addr
       Micro operations
0x00
       eax = 0
0x08
       xmm0 = rd64(rsi + rax)
0x0d
       tmp = rd64(rdi + rax)
0x0d
             comp(xmm0, tmp)
0x12
       if (be) goto 0x19; predicted taken
0x19
       rax = rax + 8
       comp(rax, 524288); if (ne) goto 0x08; predicted taken
0x1d
       xmm0 = rd64(rsi + rax)
0x08
0x0d
       tmp = rd64(rdi + rax)
0x0d
             comp(xmm0, tmp)
       if (be) goto 0x19; predicted not taken
0x12
0x14
       wr64(rdi+rax, xmm0)
0x19
       rax = rax + 8
0x1d
       comp(rax, 524288); if (ne) goto 0x08; predicted taken
. . .
```

Decoder → Renamer



BP	Fetch	Decode	Rename	ROB	RS	Exec	ROB	Retire
ы	1 Glon	Decode	ixerianie	read	170	LXCC	write	ixelie

Renaming

- 16 x86 architectural registers
 - The ones that can be encoded
- Separate independent instruction flows
 - Unlock more parallelism!
- 100+ "registers" on-chip
- Map architectural registers to these
 - On-the-fly dependency analysis



Renaming (example)

```
extern int globalA;
                            mov eax, globalA
extern int globalB;
                            add edi, eax
void inc(int x, int y) {
                            mov globalA, edi
  globalA += x;
  globalB += y;
                            mov eax, globalB
                            add esi, eax
                            mov globalB, esi
                            ret
```

Renamed

```
eax = rd32(globalA)

edi = edi + eax

wr32(globalA, edi)

eax 1 = rd32(globalA)

edi_2 = edi_1 + eax 1

wr32(globalA, edi_2)

wr32(globalA, edi_2)

eax = rd32(globalB)

eax = rd32(globalB)

esi = esi + eax

wr32(globalB, esi_1)

wr32(globalB, esi_2)
```

Renaming


- Register Alias Table
 - Tracks current version of each register
 - Maps into Reorder Buffer or PRF
- Understands dependency breaking idioms

```
XOR EAX, EAXSUB EAX, EAX
```

- Can eliminate moves
 - Ivy Bridge and newer

Reorder Buffer

- Holds state of in-progress µops
- Snoops output of completing µops
- Fetches available inputs
 - From permanent registers
- µops remain in buffer until retired



Renamer -> Scheduler



ВР	Fetch	Decode	Rename	ROB read	RS	Exec	ROB write	Retire
----	-------	--------	--------	-------------	----	------	--------------	--------

Reservation Station

- Connected to 6 execution ports
- Each port can only process subset of µops
- µops queued until inputs ready



RS → Execution Ports

ROB

read

RS

Exec

Reservation μops with operands Station

Decode Rename

BP

Fetch

Port 0 Port 1 Port 2 Port 3 Port 4 Port 5


ROB

write

Retire


Execution!

Finally, something actually happens!



Execution

- 6 execution units
 - 3 general purpose
 - 2 load
 - 1 store
- Most are pipelined
- Issue rates
 - Up to 3/cycle for simple ops
 - FP multiplies 1/cycle




Execution

- Dependency chain latency
 - Logic ops/moves: 1
 - Integer multiply: ~3
 - FP multiply: ~5
 - FP sqrt: 10-24
 - 64-bit integer divide/remainder: 25-84
 - Not pipelined!
 - Memory access 3-250+

Wait a second!

3 - 250+ cycles for a memory access?

SRAM vs DRAM






Image source: Wikipedia

Timings and sizes

- Approximate timings for Sandy Bridge
- L1 32KB ~3 cycles
- L2 256KB ~ 8 cycles
- L3 10-20MB ~ 35 cycles
- Main memory ~ 250 cycles



Execution → ROB Write




BP	Fetch	Decode	Rename	ROB read	RS	Exec	ROB write	Retire
----	-------	--------	--------	-------------	----	------	--------------	--------

Reorder Buffer Write

- Results written
 - Unblocks waiting operations
- Store forwarding
 - Speculative can mispredict
- Pass completed µops to retirement



ROB Write → Retirement



BP	Fetch	Decode	Rename	ROB read	RS	Exec	ROB write	Retire	
----	-------	--------	--------	-------------	----	------	--------------	--------	--

Retire

- Instructions complete in program order
- Results written to permanent register file
- Exceptions
- Branch mispredictions
- Haswell STM
 - Maybe (Skylake or later?)



Conclusions

A lot goes on under the hood!

Any questions?

Resources

- Intel's docs
- Agner Fog's info: http://www.agner.org/assem/
- GCC Explorer: http://gcc.godbolt.org/
- http://instlatx64.atw.hu/
- perf
- likwid

Other topics

If I haven't already run ludicrously over time...

ILP Example

```
movss xmm0, [rdi]
float mul6(float a[6]) {
                               mulss xmm0, [rdi+4]
  return a[0] * a[1]
                               mulss xmm0, [rdi+8]
                                                        9 cycles
    * a[2] * a[3]
                               mulss xmm0, [rdi+12]
    * a[4] * a[5];
                               mulss xmm0, [rdi+16]
                               mulss xmm0, [rdi+20]
                               movss xmm0, [rdi]
float mul6(float a[6]) {
                               movss xmm1, [rdi+8]
  return (a[0] * a[1])
                               mulss xmm0, [rdi+4]
    * (a[2] * a[3])
                                     xmm1, [rdi+12]
                               mulss
                                                       3 cycles
    * (a[4] * a[5]);
                               mulss xmm0, xmm1
                               movss xmm1, [rdi+16]
                               mulss xmm1, [rdi+20]
                               mulss xmm0, xmm1
```

(Back of envelope calculation gives ~28 vs ~21 cycles)

Hyperthreading

- Each HT thread has
 - Architectural register file
 - Loop buffer
- Fetch/Decode shared on alternate cycle
- Everything else shared competitively
 - L1 cache
 - µop cache
 - ROB/RAT/RS
 - Execution resources
 - Etc

ASM example revisited

```
// Compile with -O3 -std=c++11
                                             maxArray(double*, double*):
// -march=corei7-avx
                                                       eax, eax
                                                xor
// -falign-loops=16
                                              .L2:
#define ALN64(X) \
                                                vmovapd ymm0, YMMWORD PTR [rsi+rax]
  (double*) builtin assume aligned(X, 64)
                                               vmaxpd ymm0, ymm0, YMMWORD PTR [rdi+rax]
                                               vmovapd YMMWORD PTR [rdi+rax], ymm0
void maxArray(double* restrict x,
                                                       rax, 32
                                                add
             double* restrict y) {
                                                cmp rax, 524288
   x = ALN64(x);
                                                        .L2
                                                ine
   y = ALN64(y);
                                               vzeroupper
   for (auto i = 0; i < 65536; i++) {
                                                ret
       x[i] = (y[i] > x[i]) ? y[i] : x[i];
```

Original algorithm: 40.2µs Optimized algorithm: 30.1µs

Caching

- Static RAM is small and expensive
- Dynamic RAM is cheap, large, slow
- Use Static RAM as cache for slower DRAM
- Multiple layers of cache

Finding a cache entry



- Organise data in "lines" of 64 bytes
 - Bottom 6 bits of address index into this
- Use some bits to choose a "set"
 - 5 bits for L1, 11 bits for L2, ~13 bits for L3

63		6+S		6 5	5	0
	Tag		Set		Offset	
	64-6-S bits		S bits		6 bits = 64 byte	
					cacheline	2

Finding a cache entry

- Search for cache line within set
 - L1: 8-way, L2: 8-way, L3: 12-way
- Remaining bits ("Tag") used to find within set
- Why this way?

Caching

