
# Timing Sequential Logic


Based on slides by Jared Moore

#### Recall: D Flip-Flop

A D flip-flop copies D to Q on the rising edge of the clock, and remembers its state at all other times.




#### Recall: Register





Combining multiple D flip-flops together creates a basic register.

When CLK is asserted, the flip-flops are updated simultaneously.

Basic memory!








#### Timing Sequential Logic

Maximum delay of combinational logic dictates how many gates can be on a critical path of a high-speed circuit.

Must finish before a clock cycle!




### Timing Sequential Logic


Maximum delay of combinational logic dictates how many gates can be on a critical path of a high-speed circuit.


Must finish before a clock cycle!

Mitigate by placing registers in the logic, breaking it up into more manageable chunks.

#### Two mistakes









#### Clock Skew

CLK doesn't reach all registers at the same time.

Adds to the overhead of timing.

Must increase minimum delay through combinatorial logic to compensate.






## Pipelining

Claimed that we put a register in the middle to decrease clock period

Have we saved time by doing this?



### Pipelining

Claimed that we put a register in the middle to decrease clock period

Have we saved time by doing this?
Not exactly

We will see later that even though one instruction goes more slowly now, we have made circuit more efficient