Implementing I-type Instructions


Author: Jared Moore


Edited by Nathan Bowman

I-Type Instructions

Implementing I-type instructions involves similar principles to what we have already seen

First, we design circuit for *just* I-type instructions





I-Type

Program counter still proceeds in same manner


ALU still takes inputs and produces output that feeds back toward registers


Control logic still looks at instruction to determine how ALU operates

In this diagram, we still pass bits 0-5 to ALU, but it ignores them because I-type has no function code

I-Type

Main difference is how we **decode** instruction -- how we determine which bits go where after instruction read from memory





Simplifying assumption

Recall from previous lecture that not all immediates are sign-extended

Logical immediates are zero-extended


We could examine opcode and use mux to determine whether to use sign-extended or zero-extended output


However, when designing our circuit, we will assume that all immediates are sign-extended (largely because your book makes this assumption)

I-type

Designing microarchitecture for I-type wasn't so bad

Fundamentally very similar to R-type (by design)





Combining datapaths

We do not want computer that can handle R-type *or* I-type instructions – should handle R-type *and* I-type instructions

When circuit sees R-type opcode, does one thing, and does a different thing when instruction has I-type opcode

As always with circuits, we cannot move around wires depending on inputs. When we want to behave differently based on inputs, we use...


Combining datapaths

When we want to behave differently based on inputs, we use muxes!

Wherever discrepancy exists between instruction types, hook up circuit both ways and use mux to choose between them

Control logic no longer just for determining ALU operation – now responsible for controlling muxes as well

We continue to treat control logic as black box for now to simplify design, but will peek inside the box later



Muxes

RegDst:

- R-type instructions: rd is destination (bits 11 15)
- I-type instructions: rt is destination (bits 16 20)

ALUSrc:

- R-type instructions: second operand comes from register
- I-type instructions: second operand comes from immediate

R-type and I-type

By adding two muxes and some control logic, were able to combine previous circuits in straightforward way

New circuit correctly handles both types of instructions

All choices made automatically by examining instruction