Name:	

Practice Test 1

February 2021

Τ	his practice test is not graded.					
1.	Convert 100_{10} into an unsigned binary number					
2.	Convert 100 ₁₀ into a hexadecimal number					
3.	Convert 100_{10} into a base 3 number					
4.	What is the standard range of numbers that can be represented by an 8 bit <i>unsigned</i> binary number?					
5.	What is the standard range of numbers that can be represented by a 10 bit <i>signed</i> binary number					
6.	How many bits are needed to represent -200 as two's complement binary number?					
7.	Convert -200_{10} into a 12 bit two's complement binary number					
8.	Convert the unsigned binary number 11001110 into decimal					
9.	Convert the unsigned binary number 1100000011011110 into hexadecimal.					
10.	Convert 1234_5 to decimal					
11.	Convert 0xBAD4F00D to binary.					
12.	Convert the 10 bit two's complement binary number 1101100100 to decimal					
13.	Write the six binary numbers that follow 1101.					
	1)					
	2)					
	3)					
	4)					
	5)					
	6)					

14. Write the six two's complement binary numbers that precede 0010.

- 1) _____
- 2) _____
- 3) _____
- 4) _____
- 5) _____
- 6) _____

15. Write the eight hexadecimal numbers that follow 0x1C99.

- 1) _____
- 2) _____
- 3) _____
- 4) _____
- 5) _____
- 6) _____
- 7) _____
- 8) _____
- 16. Add 10110 + 01101 in binary.
- 17. Add $133_4 + 321_4$ in base 4.
- 18. Complete the following truth tables:

A	B	C	$(A \oplus B) \oplus C$	A	B	C	$\bar{A}\bar{B} + B(A + \bar{C}) + \overline{BC}$
0	0	0		0	0	0	
0	0	1		0	0	1	
0	1	0		0	1	0	
0	1	1		0	1	1	
1	0	0		1	0	0	
1	0	1		1	0	1	
1	1	0		1	1	0	
1	1	1		1	1	1	

Name: _____


19. Draw the logic diagrams for the following boolean expressions:

(a)
$$\bar{A}\bar{B} + B(A + \bar{C}) + \overline{BC}$$

(b)
$$\bar{X} + X(X + \bar{Y})(Y + \bar{Z})$$

(c)
$$(A+B)\overline{(\bar{A}+\bar{B})}$$

20. Write a Boolean expression that describes this circuit:



21. Given the gate timings below, what is the total propogation delay of the circuit in problem 20? (In other words, how long must you wait to be sure the output of your circuit has the correct, final value?)

AND	5
OR	5
NOT	3
NAND	3
NOR	5
XOR	5

- 22. Given the timings in problem 21, highlight the critical path in the circuit from problem 20.
- 23. Given that {AND, OR, NOT} is logically complete, show that {AND, NOT} is logically complete.
- 24. Show that a 2-to-1 mux is logically complete for 2-input gates. (Hint: Tie some of the mux's inputs to true or false.)
- 25. Design a circuit that returns true if the input represents the integer 10, and false otherwise.
- 26. Use Boolean algebra, including DeMorgan's laws to show the equivalence of each pair of expressions. Show all your work. You may not use truth tables.

(a)
$$\bar{X} + X(X + \bar{Y})(Y + \bar{Z}) \iff \bar{X} + Y + \bar{Z}$$

(b)
$$(A+B)\overline{(\bar{A}+\bar{B})} \Longleftrightarrow AB$$

(c)
$$(B + \bar{C} + \bar{A}B)(BC + A\bar{B} + AC) \iff BC + A\bar{B}\bar{C}$$

27. For this problem, you are going to design a circuit that controls one LED (you pick the LED) of a 7-LED digital *duodecimal* (i.e., base-12) display. For this problem, assume that inputs of 12 through 15 result in no LED being lit.




(a) Complete the truth table below:

	1			
A	B	C	D	state of LED
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0
				'

- (b) Draw the Karnaugh map for this circuit, and draw circles as appropriate. In order to get full credit, you must draw the largest circles possible and have no unnecessary / redundant circles.
- (c) Finally, give the simplified form of the circuit as a Sum-of-Products. Note: You need only give the products that correspond to each circle in the Karnaugh map. Please do not simplify the expression further.
- 28. Show how to build a full adder using two half-adders. (A half adder takes two inputs a and b, and has two outputs out and carry. Unlike a full adder, it does not have a carryin input.)
- 29. Explain, at a high level, how a carry lookahead adder works, why it is faster than a ripple carry adder, and what tradeoff is made when using a carry lookahead adder.
- 30. Draw a 4-to-1 multiplexer using only 2-input AND, OR, NOT, and XOR gates.

Name:	

- 31. Sketch a 4-bit ripple carry adder.
- 32. Design a circuit that takes two *n*-bit inputs and returns **true** if the two inputs are identical and **false** otherwise.
- 33. Design a circuit that increments the hours and minutes on a 24-hour clock. This circuit has a 5-bit input representing hours and a 6-bit input representing minutes. It also has a five-bit output representing the updated hour and a 6-bit output representing the updated minute. The outputs should represent one minute after the inputs. For example, if the inputs are 6 and 10, then the outputs should be 6 and 11. If the inputs are 7 and 59, then the outputs should be 8 and 0. If the inputs are 23 and 59, then the outputs should be 0 and 0.
- 34. Compute the worst-case gate delay for both ripple-carry adders shown below. Both adders use the same full adder (shown at right). Show your work (i.e., explain how your arrived at your answer).






Figure 1: "Fast" Ripple-carry adder

Figure 2: "Slow" Ripple-carry adder

35. For each circuit in problem 34, find an example input that requires the maximum amount of time.