

# Pipelining

# System Productivity


Circuit may be broken into smaller chunks of combinational logic residing between registers

This can have major impact on performance

# Parallelism



Spatial Parallelism



Temporal Parallelism

# System Productivity


*Latency:* Time required for one piece of information to pass through the system from start to finish.

Inputs producing outputs.


*Throughput:* how much information can be produced at a given time.

# Pipelining

Temporal parallelism involves breaking the system up into chunks, with registers in between to allow multiple simultaneous operations.
















# Latency and Throughput

Both latency and throughput depend on longest stage

Latency is  $(\# \text{ stages}) \times (\text{time of longest stage})$

Long-term throughput is  $1/(\text{time of longest stage})$

# Pipelining

Not exactly a 2x speed up when breaking into two.

- Overhead from registers and latency