


MIPS Microarchitecture

Recall

Microarchitecture: Specific arrangement of registers, memories, and ALUs.

Connection between logic and architecture.

Many different microarchitectures for a single architecture.





Recall

Architecture: Programmer's view of a computer
Abstracts away from low-level logic.

Defined by the instruction set (language) and
architectural state (program counter and 32
registers)

x86, MIPS, SPARC, PowerPC





Load and Store


One last thing to implement in our microarchitecture: load and store of data memory

A few instructions (notably, jump) not included in this microarchitecture for simplicity

Should understand how you would add them if required (e.g., on homework or exam)

Load and Store

Can't have load and store without having memory



Load and Store

Load consists of three parts:

- Read base address from register
- Add offset to produce full address
- Read from memory and store into register

Load and Store

lw and sw each have two registers and an offset, so it may not surprise you to learn they are I-type instructions

I-type



Load and Store

rs always base register for address

Meaning of rt changes depending whether we are loading or storing

I-type



Load and Store

`rs` always base register for address

Meaning of `rt` changes depending whether we are loading or storing

I-type




Implementation




Start from scratch to implement load and store, then add other functionality back in


Could add new behavior to previous diagram, but, frankly, book already has nice diagrams for doing it this way


We will contrast with previous microarchitecture at the end and see that differences are minimal


Single-Cycle CPU


















Adding store instruction

Previous diagram implemented lw instruction

As always, keep existing wires and use mux when implementing sw instruction




Changes

Note the new `MemWrite` control

Needed for same reason as `RegWrite` – not all instructions write to memory, so we need to stop memory from updating when not appropriate

What about R-type instructions?



R-type

Already saw `RegDst` and `ALUSrc` muxes before

New mux is `MemtoReg`, which allows us to choose whether we want ALU result or data read from memory

We cannot stop reading from memory, but we can ignore it in favor of ALU result (R-type) or prevent registers from changing at all (sw) using control signals


With `MemWrite` = 0 and `MemtoReg` = 0, it is as though memory is not there at all


Previous diagram works for load, store, and R-type instructions



Note that we also picked up `addi` and friends for free along the way

- Load/store instructions gave us path for performing arithmetic on register and immediate
- R-type instructions allowed us to write ALU result to register
- Combination gives us various other I-type instructions

Finally, the branch instruction







Last big question

We now have circuit that implements all* MIPS instructions

Relies heavily on muxes to do the right thing

Later lecture will examine control logic, which is just standard combinational logic

* close enough

