



Pipeline Data Hazards





Hazards


When one instruction is dependent on another that has not yet completed a hazard occurs.

Can read and write the register file in one cycle.

- Write takes place during the first half of the cycle

- Read during the second half.

- No introduction of a hazard that way.




Hazard

One instruction writes to
\$s0 and subsequent
instructions read the
register

Read after Write hazard
(RAW)

Hazard when instruction
writes on register and
either of the two
subsequent instructions
read on that register.


Will give the wrong result
unless we are able to
mitigate.



Hazard

Hazard when instruction writes on register and either of the two subsequent instructions read on that register.

When is the value actually computed?
When is it used by the next instruction?




Solving Data Hazards with Forwarding

Can solve some by forwarding (bypassing) a result from Memory or Writeback stages to a dependent instruction in the Execute stage.

Forward the result from one instruction to the next to resolve a RAW hazard


Doesn't slow down the pipeline!



Forwarding



Cycle 4: \$s0 is forwarded from Memory stage of add to Execute stage of the or instruction


Cycle 5: \$s0 is forwarded from Writeback stage of add to Execute of the or instruction



Implementing Forwarding

Add MUX in front of the ALU to determine whether operand is coming from register file, or the Mem/Writeback stage.





Hazard Unit

What conditions require forwarding?

Forwarding needed when instruction in Execute stage has a source register matching the destination register of an instruction in the Memory or Writeback stage

Should forward if that stage will write a dest register and dest register matches the source register.

\$0 is hardwired, so it shouldn't be forwarded.

If both Mem and writeback contain matching registers, memory should have priority

```
if      ((rsE != 0) AND (rsE == WriteRegM) AND RegWriteM) then
    ForwardAE = 10
else if ((rsE != 0) AND (rsE == WriteRegW) AND RegWriteW) then
    ForwardAE = 01
else
    ForwardAE = 00
```

Why?

Solving Data Hazards with Stalls

Forwarding solves RAW data hazards when result is computed in the Execute stage


lw doesn't finish reading data until the end of the Memory stage

Results cannot be forwarded to the Execute of the next instruction.

Time must pass before the result is ready.

lw has two cycle latency

Dependent instruction cannot use the result until two cycles later.




Stalling

When a stage is stalled,
all preceding stages
must be stalled.

Otherwise we will lose
subsequent instructions.

Pipeline register directly
after stalled stage must
be cleared to prevent
false information from
propagating forward.



Stall the pipeline, holding up the operation until data is available.

And stalls in the Decode stage

Enters in cycle 3 and stalls through cycle 4


Or must also stall in the Fetch stage as only one instruction can be in the stage at one time.

Notice that there will be an empty stage at cycle 4, 5, and 6.

This "bubble" is essentially a nop instruction.

Control signals for these stages are set to 0 resulting in a nop.

Stalling is performed by disabling the pipeline register for that stage.
Contents do not change.



Stalling CPU Modification

Hazard unit examines instruction in the execute stage, if lw and dest matches source of the Decode, instruction must be stalled until source operand is ready

Stalls supported by adding enable inputs to the fetch and decode pipeline registers and a synchronous reset/clear to the execute pipeline register.

Stalld and Stallf asserted during a stall.

FlushE also asserted.

