

Computer Architecture Homework 4

Spring 2022, April

1 Boolean Algebra and Logic Gates

Question 1.1

For the following function:


```
bool fun(bool A, bool B) return (A == B) ? true : B;
```

- Write the Truth Table of it. (5 pts)
- Write the Boolean Expression of it and simplify it (as simple as possible). (10 pts)
- Draw the gate diagram that implements the boolean expression in b. (5 pts)

a. Take C as the return value of boolean function.

| Input | | Output |
|-------|---|--------|
| A | B | C |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

b. $C = \overline{A\overline{B}} = \overline{A} + B$




Question 1.2

- a. Simplify the following Boolean Expressions (as simple as possible and show enough steps please). (15 pts)

$$\begin{aligned}
 & B(AB + A\bar{B})(\bar{A}\bar{C} + C) + \bar{C}\bar{C} + (A + \bar{B})(\bar{C}\bar{D}) \\
 &= AB(\bar{A} + \bar{C} + C) + \bar{C} + A\bar{C}\bar{D} + \bar{B}\bar{C}\bar{D} \\
 &= AB + \bar{C} + A\bar{C} + A\bar{D} + \bar{B}\bar{C} + \bar{B}\bar{D} \\
 &= AB + \bar{C} + A\bar{D} + \bar{B}\bar{C} + \bar{B}\bar{D} \\
 &= AB + \bar{C} + A\bar{D} + \bar{B}\bar{D} \\
 &= \bar{C} + AB + A(\bar{B} + \bar{B})\bar{D} + \bar{B}\bar{D} \\
 &= \bar{C} + AB + A\bar{B}\bar{D} + A\bar{B}\bar{D} + \bar{B}\bar{D} \\
 &= \bar{C} + AB + \bar{B}\bar{D}
 \end{aligned}$$


- b. Draw the circuit according to the simplified boolean expression in (a) . (10 pts)



2 FSM

Question 2

For the following Finite State Machine, fill out the remainder of the table.
(15 pts)




| | | | | | | | | | |
|------------|---|---|---|---|---|---|---|---|---|
| Input | - | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| Next State | A | B | C | C | D | D | A | A | A |
| Output | - | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |

Table 1: Write Answer Here

3 SDS

Question 3

In the following circuit, NOT gates have a delay of 3ns, AND and OR gates have a delay of 7ns, and the “Black Box” logic component has a delay of 9ns. The registers have a clk-to-q delay of 6ns and setup times of 5ns.



- a. What is the maximum allowable hold time of the registers? (please include enough explanation) (20 pts)

Maximum hold time

$$= \text{Minimum CL delay} + \text{clk-to-q delay}$$

$$= (3\text{ns} + 7\text{ns} + 3\text{ns}) + 9\text{ns} + 6\text{ns} = 28\text{ns}$$

- b. What is the minimum acceptable clock period for this circuit? (please include enough explanation) (20 pts)

Minimum clock period

$$= \text{clk-to-q delay} + \text{setup time} + \text{longest CL delay}$$

$$= 6\text{ns} + 5\text{ns} + \text{(marked by blue line) Longest Gate delay} + \text{Black Box delay}$$

$$= 11\text{ns} + (7\text{ns} + 7\text{ns} + 3\text{ns} + 7\text{ns} + 3\text{ns}) + 9\text{ns}$$

$$= 47\text{ns}$$