

(Background Material for all three labs)

Comp 412



Copyright 2018, Keith D. Cooper & Linda Torczon, all rights reserved.


Students enrolled in Comp 412 at Rice University have explicit permission to make copies of these materials for their personal use.

Faculty from other educational institutions may use these materials for nonprofit educational purposes, provided this copyright notice is preserved.



What is the execution model for an ILOC program?

- **ILOC** is the assembly language of a simple, idealized **RISC** processor
 - ILOC Virtual Machine
 - → Separate code memory and data memory
 - → Sometimes called a *Harvard architecture*
 - → Sizes of data memory & register set are configurable
 - → Code memory is "large enough" to hold your program
 - → Simple, in-order execution model
 - ILOC Instruction Set
 - → Arithmetic operations work on values held in registers
 - → Load & store move values between registers and memory
- To debug the output of your labs, you will use an ILOC simulator, a program that mimics the operation of the ILOC virtual machine—that is, it is an interpreter for ILOC



The term "Harvard architecture" derives from the Harvard Mark 1, an early computer built out of electrical relays.

RISC ≡ **R**educed **I**nstruction **S**et **P**rocessor

The **ILOC** Subset

See also the Lab 1 handout and Appendix A in EaC2e



Pay attention to the meanings of the ILOC operations

Syntax			Meaning	Latency	ILOC is an abstract assembly
load	r ₁	=> r ₂	$r_2 \leftarrow MEM(r_1)$	3	language. Each operation, except nop , use (or read) one
store	r_1	=> r ₂	$MEM(r_2) \leftarrow r1$	3	or more values. Each
loadI	С	=> r ₂	r ₂ ← c	1	operation, except output and nop , defines a value.
add	r ₁ , r ₂	=> r ₃	$r_3 \leftarrow r_1 + r_2$	1	loadI reads its value from the
sub	r ₁ , r ₂	=> r ₃	$r_3 \leftarrow r_1 - r_2$	1	instruction stream.
mult	r ₁ , r ₂	=> r ₃	$r_3 \leftarrow r1 * r_2$	1	load reads both a register and a memory location.
lshift	r_1, r_2	=> r ₃	$r_3 \leftarrow r_1 << r_2$	1	store reads two registers and
rshift	r ₁ , r ₂	=> r ₃	$ r_3 \leftarrow r_1 >> r_2$	1	writes a memory location.
output	С		prints MEM(x) to stdout	1	add, sub, mult, Ishift, and rshift read two registers and
nop			idles for one cycle	1	write one register.

ILOC Execution



A Simple ILOC Program

```
% cat ex1.iloc
// add two numbers
loadI 314 => r0
loadI 0 => r1
load r1 => r1
add r0,r1 => r2
loadI 0 => r0
store r2 => r0
output 0
```

We provide lab-specific simulators for **ILOC** code, that you can use to simulate their execution.

The **—i** option initializes memory, starting at location 0, with the values 14 and 18.

% sim ex1.iloc i 0 14 17 328

Executed 7 instructions and 7 operations in 11 cycles.

ILOC Execution



A Simple ILOC Program

```
% cat ex1.iloc
// add two numbers
loadI 314 => r0
loadI 0 => r1
load r1 => r1
add r0,r1 => r2
loadI 0 => r0
store r2 => r0
output 0
```

```
ex1.iloc results on stdout
```


```
% sim ex1.iloc -i 0 14 17 328
```

Executed 7 instructions and 7 operations in 11 cycles.

COMP 412, Fall 2018



Before Execution of the ILOC Program Starts



COMP 412, Fall 2018




The virtual machine runs through the code, in order

- The basic unit of execution is a "cycle"
- A cycle consists of a fetch phase and an execute phase
 - Execution looks like (fetch, execute) (fetch, execute) ...
- Fetch retrieves the next operation from code memory
 - Advances sequentially through the straight-line code
- Execute performs the specified operation
 - Performs one "step" on each "active" operation
 - Multi-cycle operations (e.g., load and store in lab 1) are divided into multiple steps
 - Execution (on the processor's functional unit) uses a pipeline of operation "steps"
 - → Load and store proceed through three stages or steps in the pipeline
 - → The illustrated example should make this more clear




Cycle 0: Fetch Phase






Cycle 0: Execute Phase



Trace output: 0: [loadI 314 => r0 (314)]




Cycle 1: Fetch Phase



COMP 412, Fall 2018




Cycle 1: Execute Phase



Trace output: 1: [loadI 0 => r1 (0)]




Cycle 2: Fetch Phase



COMP 412, Fall 2018



Cycle 2: Execute Phase




Trace output: 2: [load r1 (addr: 0) => r1 (14)

pipelined functional unit



Cycle 3: Fetch Phase




COMP 412, Fall 2018




Cycle 3: Execute Phase

Trace output: 3: [stall]






Cycle 4: Fetch Phase






Cycle 4: Execute Phase



Trace output: 4: [stall] *2




Cycle 5: Fetch Phase






Cycle 5: Execute Phase



Trace output: 5: [add r0 (314), r1 (14) => r2 (328)]




Cycle 6: Fetch Phase






Cycle 6: Execute Phase



Trace output: 6: [loadI 0 => r0 (0)]




Cycle 7: Fetch Phase






Cycle 7: Execute Phase



Trace output: 7: [store r2 (328) => r0 (addr: 0)]




Cycle 8: Fetch Phase






Cycle 8: Execute Phase



Trace output: 8: [stall]




Cycle 9: Fetch Phase



COMP 412, Fall 2018




Cycle 9: Execute Phase



Trace output: 9: [stall] *7




Cycle 10: Fetch Phase






Cycle 10: Execute Phase



Trace output: 10: [output 0 (328)]
 output generates => 328



Cycle 11: Fetch Phase



COMP 412, Fall 2018

ILOC Execution



This execution is captured in the trace provided by the simulator


```
% cat ex1.iloc
// add two numbers
loadI 314 => r0
loadI 0 => r1
load r1 => r1
add r0,r1 => r2
loadI 0 => r0
store r2 => r0
output 0
```

Compare the simulator's trace output against the preceding slides.

```
% sim -t ex1.iloc -i 0 14 17
ILOC Simulator, Version 412-2015-1
Interlock settings memory registers branches
0: [loadI 314 => r0 (314)]
1: [loadI 0 => r1 (0)]
2: [load r1 (addr: 0) => r1 (14)]
3: [ stall ]
4: [ stall ] *2
5: [add r0 (314), r1 (14) \Rightarrow r2 (328)]
6: [loadI 0 => r0 (0)]
7: [store r2 (328) => r0 (addr: 0)]
8: [ stall ]
    [ stall ] *7
9:
10: [output 0 (328)]
output generates => 328
Executed 7 instructions and 7 operations
in 11 cycles.
```



The Memory Model in the ILOC Virtual Machine



"big" can be changed from the command line. Zero cannot.

Does Real Hardware Work This Way?




In fact, the ILOC model is fairly close to reality

- Real processors have a "fetch, decode, execute" cycle
 - Fetch brings operations into a "buffer" in the decode unit
 - Decode deciphers the bits and sends control signals to the functional unit(s)
 - Execute clocks the functional unit through one pipeline cycle
- "Fetch, decode, execute" is construed as a single cycle
 - In reality, the units run concurrently
- Fetch unit works to deliver "enough" operations to the fetch unit
 - "enough" is defined, roughly, as one op per functional unit per cycle
- Decode unit is, essentially, combinatorial logic (&, therefore, fast)
- Execute unit performs complex operations
 - Multiply and divide are algorithmically complex operations
 - Pipeline units break "long" operations into smaller subtasks

More Realistic Drawing




Separate Fetch-Decode-Execute



What about processors like core i8 or ARM?





Modern processors typically have unified instruction and data memory.

- Operate on a fetch-decodeexecute cycle
- Complex, cachebased memory hierarchies
- Multiple pipelined functional units
- Multiple cores


One "processing core"

What about processors like core i7 or ARM?



Modern processors often have multiple functional units?

- For Lab 1, the **ILOC** simulator has one functional unit
- In Lab 3, the simulator will have two functional units
 - Some operations run on unit 0, some run on unit 1, some run on either unit 0 or unit 1
- The basic model is the same
 - Fetch then execute
 - Number of operations executed in a single cycle depends on the order in which they are encountered and the dependences between operations




The Lab 3 documentation addresses these issues for **ILOC**The Lab 3 simulator trace shows action in both units

What about processors like core i7 or ARM?

What happens to the execution model with multiple functional units?

- One operation executes on each functional unit
- The complication arises in the processor's fetch and decode units
 - Fetch unit must be retrieve several operations
 - Fetch & decode must collaborate to decide where they execute
 - → Fixed, position-based scheme leads to **VLIW** system
 - → Dynamic scheme leads to superscalar systems
 - More complex decode unit costs more transistors and more power




- Processors with multiple functional units need code with multiple independent (unrelated) operations in each cycle
 - <u>I</u>nstruction <u>L</u>evel <u>P</u>arallelism (or ILP)
 - See Lab 3 in COMP 412

What about processors like core i7 or ARM?



When the number of functional units gets large ...

- At some point, the network to connect register sets to functional units gets too deep
 - Transmission time through the multiplexor can come to dominate processor cycle time
 - More functional units would slow down the processor's fundamental clock speed
- Architects have adopted "partitioned register" designs that have multiple register sets with limited bandwidth between the register sets
 - Adds a new problem to code generation: the placement of operands
 - Need to place each operation on a functional unit that can access the data
 - → Or, need to insert code to transfer the data (& ensure that a register is available for it in the new register set)



And the fetch and decode units get even more complex ..


What's Next After Multiple Functional Units?

As processor complexity grows, the yield on performance for a given expenditure of chip real estate (or power) shrinks

- A core with eight functional units might be bigger than four cores with two functional units
 - The interconnects between fetch, decode, register sets, (caches,) and functional units become even more complex
- At some point, it is easier to put more cores on a chip than bigger cores
 - Stamp out more simpler cores rather than fewer complex cores
 - Easier design problem
 - Lower power consumption
 - Better ratio of performance to chip area (and power)
- A great idea, if the programmer, language, and compiler can find
 - Enough thread-level parallelism to keep all the cores busy
 - Enough instruction-level parallelism (within each thread) to keep the functional units busy

What About Multiple Cores?





Modern multicore processors have 2 to many (4, 8, 32) cores

- Require lots of parallelism for best performance
- Major limitation is memory bandwidth
 - 1 / (# cores) ?
 - Bandwidth may impose some practical limits on the use of all those cores

What's Next After Multiple Functional Units?



What happens to the execution model in a multicore processor?

- Execution within a thread follows the single core model
 - Fetch, decode, & execute with (possibly) multiple functional units
 - Single threads have simple behavior
- Individual threads operate independently
 - Language (& processor) usually provide synchronization between threads
 - Need synchronization to share data and communicate control
- See COMP 322 and COMP 515